

Disclaimer

Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH & Co. KG (the manufacturer) assumes no responsibility for any errors or omissions. The manufacturer makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. The manufacturer specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

Copyright notice

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of the manufacturer. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2010 SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany

Trademarks

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

Contact address

SEGGER Microcontroller GmbH & Co. KG

In den Weiden 11 D-40721 Hilden

Germany

Tel.+49 2103-2878-0 Fax.+49 2103-2878-28 Email: support@segger.com Internet: http://www.segger.com

Revisions

This manual describes the J-Link and J-Trace device.

For further information on topics or routines not yet specified, please contact us.

Revision	Date	Ву	Explanation
V4.21g	101130	AG	Chapter "Working with J-Link" * Section "Reset strategies" updated. Chapter "Device specifics" * Section "Freescale" updated. Chapter "Flash download and flash breakpoints * Section "Supported devices" updated * Section "Setup for different debuggers (CFI flash)" updated.
V4.21	101025	AG	Chapter "Device specifics" * Section "Freescale" updated.
V4.20j	101019	AG	Chapter "Working with J-Link" * Section "Reset strategies" updated.
V4.20b	100923	AG	Chapter "Working with J-Link" * Section "Reset strategies" updated.

Revision	Date	Ву	Explanation
90	100818	AG	Chapter "Working with J-Link" * Section "J-Link script files" updated. * Section "Command strings" upadted. Chapter "Target interfaces and adapters" * Section "19-pin JTAG/SWD and Trace connector" corrected. Chapter "Setup" * Section "J-Link configurator added."
89	100630	AG	Several corrections.
88	100622	AG	Chapter "J-Link and J-Trace related software" * Section "SWO Analyzer" added.
87	100617	AG	Several corrections.
86	100504	AG	Chapter "Introduction" * Section "J-Link / J-Trace models" updated. Chapter "Target interfaces and adapters" * Section "Adapters" updated.
85	100428	AG	Chapter "Introduction" * Section "J-Link / J-Trace models" updated.
84	100324	ĸN	Chapter "Working with J-Link and J-Trace" * Several corrections Chapter Flash download & flash breakpoints * Section "Supported devices" updated
83	100223	KN	Chapter "Introduction" * Section "J-Link / J-Trace models" updated.
82	100215	AG	Chapter "Working with J-Link" * Section "J-Link script files" added.
81	100202	KN	Chapter "Device Specifics" * Section "Luminary Micro" updated. Chapter "Flash download and flash breakpoints" * Section "Supported devices" updated.
80	100104	ΚN	Chapter "Flash download and flash breakpoints * Section "Supported devices" updated
79	091201	AG	Chapter "Working with J-Link and J-Trace" * Section "Reset strategies" updated. Chapter "Licensing" * Section "J-Link OEM versions" updated.
78	091023	AG	Chapter "Licensing" * Section "J-Link OEM versions" updated.
77	090910	AG	Chapter "Introduction" * Section "J-Link / J-Trace models" updated.
76	090828	ΚN	Chapter "Introduction" * Section" Specifications" updated * Section "Hardware versions" updated * Section "Common features of the J-Link product family" updated Chapter "Target interfaces and adapters" * Section "5 Volt adapter" updated
75	090729	AG	Chapter "Introduction" * Section "J-Link / J-Trace models" updated. Chapter "Working with J-Link and J-Trace" * Section "SWD interface" updated.

Revision	Date	By	Explanation
74	090722	KN	Chapter "Introduction" * Section "Supported IDEs" added * Section "Supported CPU cores" updated * Section "Model comparison chart" renamed to "Model comparison" * Section "J-Link bundle comparison chart" removed
73	090701	KN	Chapter "Introduction" * Section "J-Link and J-Trace models" added * Sections "Model comparison chart" & "J-Link bundle comparison chart"added Chapter "J-Link and J-Trace models" removed Chapter "Hardware" renamed to "Target interfaces & adapters" * Section "JTAG Isolator" added Chapter "Target interfaces and adapters" * Section "Target board design" updated Several corrections
72	090618	AG	Chapter "Working with J-Link" * Section "J-Link control panel" updated. Chapter "Flash download and flash breakpoints" * Section "Supported devices" updated. Chapter "Device specifics" * Section "NXP" updated.
71	090616	AG	Chapter "Device specifics" * Section "NXP" updated.
70	090605	AG	Chapter "Introduction" * Section "Common features of the J-Link product family" updated.
69	090515	AG	Chapter "Working with J-Link" * Section "Reset strategies" updated. * Section "Indicators" updated. Chapter "Flash download and flash breakpoints" * Section "Supported devices" updated.
68	090428	AG	Chapter "J-Link and J-Trace related software" * Section "J-Link STM32 Commander" added. Chapter "Working with J-Link" * Section "Reset strategies" updated.
67	090402	AG	Chapter "Working with J-Link" * Section "Reset strategies" updated.
66	090327	AG	Chapter "Background information" * Section "Embedded Trace Macrocell (ETM)" updated. Chapter "J-Link and J-Trace related software" * Section "Dedicated flash programming utilities for J-Link" updated.
65	090320	AG	Several changes in the manual structure.
64	090313	AG	Chapter "Working with J-Link" * Section "Indicators" added.
63	090212	AG	Chapter "Hardware" * Several corrections. * Section "Hardware Versions" Version 8.0 added.

Revision	Date	By	Explanation
62	090211	AG	Chapter "Working with J-Link and J-Trace" * Section "Reset strategies" updated. Chapter J-Link and J-Trace related software * Section "J-Link STR91x Commander (Command line tool)" updated. Chapter "Device specifics" * Section "ST Microelectronics" updated. Chapter "Hardware" updated.
61	090120	ΤQ	Chapter "Working with J-Link" * Section "Cortex-M3 specific reset strategies"
60	090114	AG	Chapter "Working with J-Link" * Section "Cortex-M3 specific reset strategies"
59	090108	ĸN	Chapter Hardware * Section "Target board design for JTAG" updated. * Section "Target board design for SWD" added.
58	090105	AG	Chapter "Working with J-Link Pro" * Section "Connecting J-Link Pro the first time" updated.
57	081222	AG	Chapter "Working with J-Link Pro" * Section "Introduction" updated. * Section "Configuring J-Link Pro via web interface" updated. Chapter "Introduction" * Section "J-Link Pro overview" updated.
56	081219	AG	Chapter "Working with J-Link Pro" * Section "FAQs" added. Chapter "Support and FAQs" * Section "Frequently Asked Questions" updated.
55	081218	AG	Chapter "Hardware" updated.
54	081217	AG	Chapter "Working with J-Link and J-Trace" * Section "Command strings" updated.
53	081216	AG	Chapter "Working with J-Link Pro" updated.
52	081212	AG	Chapter "Working with J-Link Pro" added. Chapter "Licensing" * Section "Original SEGGER products" updated.
51	081202	KN	Several corrections.
50	081030	AG	Chapter "Flash download and flash breakpoints" * Section "Supported devices" corrected.
49	081029	AG	Several corrections.
48	080916	AG	Chapter "Working with J-Link and J-Trace" * Section "Connecting multiple J-Links / J-Traces to your PC" updated.
47	080910	AG	Chapter "Licensing" updated.
46	080904	AG	Chapter "Licensing" added. Chapter "Hardware" Section "J-Link OEM versions" moved to chapter "Licensing"
45	080902	AG	Chapter "Hardware" Section "JTAG+Trace connector" JTAG+Trace connector pinout corrected. Section "J-Link OEM versions" updated.
44	080827	AG	Chapter "J-Link control panel" moved to chapter "Working with J-Link". Several corrections.

Revision	Date	Ву	Explanation
43	080826	AG	Chapter "Flash download and flash breakpoints" Section "Supported devices" updated.
42	080820	AG	Chapter "Flash download and flash breakpoints" Section "Supported devices" updated.
41	080811	AG	Chapter "Flash download and flash breakpoints" updated. Chapter "Flash download and flash breakpoints", section "Supported devices" updated.
40	080630	AG	Chapter "Flash download and flash breakpoints" updated. Chapter "J-Link status window" renamed to "J-Link control panel" Various corrections.
39	080627	AG	Chapter "Flash download and flash breakpoints" Section "Licensing" updated. Section "Using flash download and flash breakpoints with different debuggers" updated. Chapter "J-Link status window" added.
38	080618	AG	Chapter "Support and FAQs" Section "Frequently Asked Questions" updated Chapter "Reset strategies" Section "Cortex-M3 specific reset strategies" updated.
37	080617	AG	Chapter "Reset strategies" Section "Cortex-M3 specific reset strategies" updated.
36	080530	AG	Chapter "Hardware" Section "Differences between different versions" updated. Chapter "Working with J-Link and J-Trace" Section "Cortex-M3 specific reset strategies" added.
35	080215	AG	Chapter "J-Link and J-Trace related software" Section "J-Link software and documentation package in detail" updated.
34	080212	AG	Chapter "J-Link and J-Trace related software" Section "J-Link TCP/IP Server (Remote J-Link / J-Trace use)" updated. Chapter "Working with J-Link and J-Trace" Section "Command strings" updated. Chapter "Flash download and flash breakpoints" Section "Introduction" updated. Section "Licensing" updated. Section "Using flash download and flash breakpoints with different debuggers" updated.
33	080207	AG	Chapter "Flash download and flash breakpoints" added Chapter "Device specifics:" Section "ATMEL - AT91SAM7 - Recommended init sequence" added.
32	0080129	SK	Chapter "Device specifics": Section "NXP - LPC - Fast GPIO bug" list of device enhanced.
31	0080103	SK	Chapter "Device specifics": Section "NXP - LPC - Fast GPIO bug" updated.

Revision	Date	Ву	Explanation
30	071211	AG	Chapter "Device specifics": Section "Analog Devices" updated. Section "ATMEL" updated. Section "Freescale" added. Section "Luminary Micro" added. Section "NXP" updated. Section "OKI" added. Section "OKI" added. Section "ST Microelectronics" updated. Section "Texas Instruments" updated. Chapter "Related software": Section "J-Link STR91x Commander" updated
29	070912	SK	Chapter "Hardware", section "Target board design" updated.
28	070912	SK	Chapter "Related software": Section "J-LinkSTR91x Commander" added. Chapter "Device specifics": Section "ST Microelectronics" added. Section "Texas Instruments" added. Subsection "AT91SAM9" added.
28	070912	AG	Chapter "Working with J-Link/J-Trace": Section "Command strings" updated.
27	070827	ΤQ	Chapter "Working with J-Link/J-Trace": Section "Command strings" updated.
26	070710	sк	Chapter "Introduction": Section "Features of J-Link" updated. Chapter "Background Information": Section "Embedded Trace Macrocell" added. Section "Embedded Trace Buffer" added.
25	070516	sк	 Chapter "Working with J-Link/J-Trace": Section "Reset strategies in detail" "Software, for Analog Devices ADuC7xxx MCUs" updated "Software, for ATMEL AT91SAM7 MCUs" added. Chapter "Device specifics" Section "Analog Devices" added. Section "ATMEL" added.
24	070323	SK	Chapter "Setup": "Uninstalling the J-Link driver" updated. "Supported ARM cores" updated.
23	070320	SK	Chapter "Hardware": "Using the JTAG connector with SWD" updated.
22	070316	SK	Chapter "Hardware": "Using the JTAG connector with SWD" added.
21	070312	SK	Chapter "Hardware": "Differences between different versions" supplemented.
20	070307	SK	Chapter "J-Link / J-Trace related software": "J-Link GDB Server" licensing updated.
19	070226	SK	Chapter "J-Link / J-Trace related software" updated and reorganized. Chapter "Hardware" "List of OEM products" updated
18	070221	SK	Chapter "Device specifics" added Subchapter "Command strings" added

Revision	Date	Ву	Explanation
17	070131	SK	Chapter "Hardware": "Version 5.3": Current limits added "Version 5.4" added Chapter "Setup": "Installating the J-Link USB driver" removed. "Installing the J-Link software and documentation pack" added. Subchapter "List of OEM products" updated. "OS support" updated
16	061222	SK	Chapter "Preface": "Company description" added. J-Link picture changed.
15	060914	00	Subchapter 1.5.1: Added target supply voltage and target supply current to specifications. Subchapter 5.2.1: Pictures of ways to connect J-Trace.
14	060818	ΤQ	Subchapter 4.7 "Using DCC for memory reads" added.
13	060711	00	Subchapter 5.2.2: Corrected JTAG+Trace connec- tor pinout table.
12	060628	00	Subchapter 4.1: Added ARM966E-S to List of supported ARM cores.
11	060607	SK	Subchapter 5.5.2.2 changed. Subchapter 5.5.2.3 added.
10	060526	SK	ARM9 download speed updated. Subchapter 8.2.1: Screenshot "Start sequence" updated. Subchapter 8.2.2 "ID sequence" removed. Chapter "Support" and "FAQ" merged. Various improvements
9	060324	00	Chapter "Literature and references" added. Chapter "Hardware": Added common information trace signals. Added timing diagram for trace. Chapter "Designing the target board for trace" added.
8	060117	00	Chapter "Related Software": Added JLinkARM.dll. Screenshots updated.
7	051208	00	Chapter Working with J-Link: Sketch added.
6	051118	00	Chapter Working with J-Link: "Connecting multiple J-Links to your PC" added. Chapter Working with J-Link: "Multi core debug- ging" added. Chapter Background information: "J-Link firm- ware" added.
5	051103	ΤQ	Chapter Setup: "JTAG Speed" added.
4	051025	00	Chapter Background information: "Flash program- ming" added. Chapter Setup: "Scan chain configuration" added. Some smaller changes.
3	051021	ΤQ	Performance values updated.
2	051011	ΤQ	Chapter "Working with J-Link" added.
1	050818	ΤW	Initial version.

About this document

This document describes J-Link and J-Trace. It provides an overview over the major features of J-Link and J-Trace, gives you some background information about JTAG, ARM and Tracing in general and describes J-Link and J-Trace related software packages available from Segger. Finally, the chapter *Support and FAQs* on page 197 helps to troubleshoot common problems.

For simplicity, we will refer to J-Link ARM as J-Link in this manual.

For simplicity, we will refer to J-Link ARM Pro as J-Link Pro in this manual.

Typographic conventions

Style	Used for
Body	Body text.
Keyword	Text that you enter at the command-prompt or that appears on the display (that is system functions, file- or pathnames).
Reference	Reference to chapters, tables and figures or other documents.

This manual uses the following typographic conventions:

GUIElement Buttons, dialog boxes, menu names, menu commands.

Table 1.1: Typographic conventions



SEGGER Microcontroller GmbH & Co. KG develops and distributes software development tools and ANSI C software components (middleware) for embedded systems in several industries such as telecom, medical technology, consumer electronics, automotive industry and industrial automation.

SEGGER's intention is to cut software developmenttime for embedded applications by offering compact flexible and easy to use middleware, allowing developers to concentrate on their application.

Our most popular products are emWin, a universal graphic software package for embedded applications, and embOS, a small yet efficient real-time kernel. emWin, written entirely in ANSI C, can easily be used on any CPU and most any display. It is complemented by the available PC tools: Bitmap Converter, Font Converter, Simulator and Viewer. embOS supports most 8/16/32-bit CPUs. Its small memory footprint makes it suitable for single-chip applications.

Apart from its main focus on software tools, SEGGER develops and produces programming tools for flash microcontrollers, as well as J-Link, a JTAG emulator to assist in development, debugging and production, which has rapidly become the industry standard for debug access to ARM cores.

Corporate Office: http://www.segger.com

EMBEDDED SOFTWARE (Middleware)



emWin

Graphics software and GUI

emWin is designed to provide an efficient, processor- and display controller-independent graphical user interface (GUI) for any application that operates with a graphical display. Starterkits, eval- and trial-versions are available.

embOS

Real Time Operating System

embOS is an RTOS designed to offer the benefits of a complete multitasking system for hard real time applications with minimal resources. The profiling PC tool embOSView is included.

emFile

File system emFile is an embedded file system with

FAT12, FAT16 and FAT32 support. emFile has been optimized for minimum memory consumption in RAM and ROM while maintaining high speed. Various Device drivers, e.g. for NAND and NOR flashes, SD/MMC and CompactFlash cards, are available.

emUSB USB devic

USB device stack

A USB stack designed to work on any embedded system with a USB client controller. Bulk communication and most standard device classes are supported.

United States Office:

http://www.segger-us.com

SEGGER TOOLS

Flasher

Flash programmer Flash Programming tool primarily for microcontrollers.

J-Link

JTAG emulator for ARM cores USB driven JTAG interface for ARM cores.

J-Trace

JTAG emulator with trace

USB driven JTAG interface for ARM cores with Trace memory. supporting the ARM ETM (Embedded Trace Macrocell).

J-Link / J-Trace Related Software

Add-on software to be used with SEGGER's industry standard JTAG emulator, this includes flash programming software and flash breakpoints.



Table of Contents

1	Introduction	on	.17
	$1.1 \\ 1.2 \\ 1.3 \\ 1.3.1 \\ 1.3.2 \\ 1.3.3 \\ 1.3.4 \\ 1.3.5 \\ 1.3.6 \\ 1.3.7 \\ 1.3.8 \\ 1.3.9 \\ 1.4 \\ 1.5 \\ 1.5.1 \\ 1.6 $	Requirements. Supported OS J-Link / J-Trace models . Model comparison. J-Link ARM . J-Link Ultra J-Link ARM Pro J-Link ARM Pro J-Link ARM Lite J-Trace ARM . J-Trace for Cortex-M3 Flasher ARM. J-Link ColdFire . Common features of the J-Link product family . Supported CPU cores . Upcoming supported cores . Supported IDEs .	19 20 21 25 26 27 29 31 33 34 35 36 36
2	Licensing	····	
	2.1 2.2 2.3 2.3.1 2.3.2 2.3.3 2.4 2.4.1 2.5 2.5.1 2.5.2 2.5.3 2.5.4 2.5.5 2.5.6 2.6 2.6.1 2.6.2 2.6.3 2.6.4 2.6.5 2.6.6 2.6.7 2.6.8 2.7 2.8	Introduction Software components requiring a license	$\begin{array}{c} 41\\ 42\\ 42\\ 43\\ 45\\ 46\\ 46\\ 47\\ 48\\ 49\\ 50\\ 50\\ 51\\ 51\\ 51\\ 52\\ \end{array}$
3	Setup		
	3.1 3.1.1 3.2	Installing the J-Link ARM software and documentation pack Setup procedure Setting up the USB interface	56

	3.2.1	Verifying correct driver installation	. 59
	3.3	Uninstalling the J-Link USB driver	. 61
	3.4	Setting up the IP interface	. 62
	3.4.1	Connecting the first time	. 62
	3.4.2	Configuring the J-Link	. 63
	3.4.3	FAQs	
	3.5	J-Link configurator	
	3.5.1	J-Link identification methods	
	3.5.2	Using the J-Link configurator	
	3.5.3	Connecting to different J-Links via USB	
4	J-Link an	d J-Trace related software	69
	4.1	J-Link related software	. 70
	4.1.1	J-Link software and documentation package	
	4.1.2	List of additional software packages	
	4.2	J-Link software and documentation package in detail	
	4.2.1	J-Link Commander (Command line tool)	
	4.2.2	SWO Analyzer	
	4.2.3	J-Link STR91x Commander (Command line tool)	
	4.2.4	J-Link STM32 Commander (Command line tool)	
	4.2.5	J-Link TCP/IP Server (Remote J-Link / J-Trace use)	
	4.2.6	J-Mem Memory Viewer	
	4.2.7	J-Flash ARM (Program flash memory via JTAG)	
	4.2.8	J-Link RDI (Remote Debug Interface)	
	4.2.9	J-Link GDB Server	
	4.2.9	Dedicated flash programming utilities for J-Link	
	4.3.1	Introduction	
	4.3.1	Supported Eval boards	
	4.3.2		
	4.3.3	Supported flash memories How to use the dedicated flash programming utilities	
	4.3.4		. 02
	4.3.5	Using the dedicated flash programming utilities for production and commercia	
	4.3.5 purposes	Using the dedicated flash programming utilities for production and commercia 82	I
	4.3.5 purposes 4.3.6	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q	l . 83
	4.3.5 purposes 4.3.6 4.4	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail	l . 83 . 84
	4.3.5 purposes 4.3.6 4.4 4.4.1	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool)	l . 83 . 84 . 84
	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool) J-Link Software Developer Kit (SDK)	 . 83 . 84 . 84 . 84
	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool) J-Link Software Developer Kit (SDK) J-Link Flash Software Developer Kit (SDK)	l . 83 . 84 . 84 . 84 . 84
	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool) J-Link Software Developer Kit (SDK) J-Link Flash Software Developer Kit (SDK) Using the J-LinkARM.dll.	l . 83 . 84 . 84 . 84 . 84 . 85
	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool) J-Link Software Developer Kit (SDK) J-Link Flash Software Developer Kit (SDK) Using the J-LinkARM.dll What is the JLinkARM.dll?	l . 83 . 84 . 84 . 84 . 84 . 85 . 85
	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.1 4.5.2	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool) J-Link Software Developer Kit (SDK) J-Link Flash Software Developer Kit (SDK) Using the J-LinkARM.dll What is the JLinkARM.dll? Updating the DLL in third-party programs	I . 83 . 84 . 84 . 84 . 85 . 85 . 85
	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.1 4.5.2 4.5.3	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool) J-Link Software Developer Kit (SDK) J-Link Flash Software Developer Kit (SDK) Using the J-LinkARM.dll What is the JLinkARM.dll? Updating the DLL in third-party programs Determining the version of JLinkARM.dll	I . 83 . 84 . 84 . 84 . 85 . 85 . 85 . 86
	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.1 4.5.2	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool) J-Link Software Developer Kit (SDK) J-Link Flash Software Developer Kit (SDK) Using the J-LinkARM.dll What is the JLinkARM.dll? Updating the DLL in third-party programs	I . 83 . 84 . 84 . 84 . 85 . 85 . 85 . 86
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail JTAGLoad (Command line tool) J-Link Software Developer Kit (SDK) J-Link Flash Software Developer Kit (SDK) Using the J-LinkARM.dll What is the JLinkARM.dll? Updating the DLL in third-party programs Determining the version of JLinkARM.dll	I . 83 . 84 . 84 . 84 . 85 . 85 . 85 . 86 . 86
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q. Additional software packages in detail	I . 83 . 84 . 84 . 85 . 85 . 85 . 86 . 86
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail	I . 83 . 84 . 84 . 85 . 85 . 85 . 86 . 86 . 86 . 88 . 88
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.3 4.5.4 Working V 5.1	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail	I . 83 . 84 . 84 . 85 . 85 . 85 . 86 . 86 . 86 . 88 . 88
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.3 4.5.4 Working v 5.1 5.1.1	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail	I . 83 . 84 . 84 . 85 . 85 . 85 . 86 . 86 . 88 . 88 . 88 . 88
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail	I . 83 . 84 . 84 . 84 . 85 . 85 . 85 . 85 . 86 . 86 . 88 . 88 . 88 . 88
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working V 5.1 5.1.1 5.1.1 5.1.2 5.1.3	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q. Additional software packages in detail	I . 83 . 84 . 84 . 84 . 85 . 85 . 85 . 85 . 86 . 86 . 88 . 88 . 88 . 88 . 88
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q Additional software packages in detail	I . 83 . 84 . 84 . 84 . 85 . 85 . 85 . 85 . 85 . 86 . 88 . 88 . 88 . 88 . 88 . 88 . 88 . 88 . 89 . 89
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q. Additional software packages in detail	I . 83 . 84 . 84 . 85 . 85 . 85 . 85 . 85 . 85 . 85 . 88 . 88
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.2.2	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q. Additional software packages in detail	I . 83 . 84 . 84 . 85 . 85 . 85 . 85 . 86 . 86 . 88 . 88 . 88 . 88 . 88 . 89 . 91 . 91
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.2.3	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q	I . 83 . 84 . 84 . 85 . 86 . 87 . 89 . 89 . 89 . 89 . 91 . 91 . 92
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working V 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.2.3 5.3 5.3.1	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q	I . 83 . 84 . 84 . 84 . 85 . 85 . 85 . 85 . 85 . 86 . 86 . 88 . 88 . 88 . 88 . 88 . 91 . 92 . 92
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.2.3 5.3 5.3.1 5.3.2	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q	I . 83 . 84 . 84 . 84 . 85 . 85 . 85 . 85 . 85 . 86 . 86 . 88 . 88 . 88 . 88 . 88 . 91 . 92 . 92 . 92
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.2.3 5.3 5.3 5.3.1 5.3.2 5.3.3	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q	I . 83 . 84 . 84 . 85 . 85 . 85 . 85 . 85 . 85 . 85 . 85
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.3.1 5.3.2 5.3.3 5.3.4	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q. Additional software packages in detail	I . 83 . 84 . 84 . 85 . 86 . 85 . 86 . 87 . 88 . 88 . 88 . 89 . 92 . 92 . 92 . 95 . 96
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.3.1 5.3.2 5.3.1 5.3.2 5.3.3 5.3.4 5.4	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q	I . 83 . 84 . 84 . 85 . 85 . 85 . 85 . 85 . 85 . 86 . 88 . 88 . 88 . 88 . 88 . 88 . 89 . 91 . 92 . 92 . 95 . 96 . 97
5	4.3.5 purposes 4.3.6 4.4 4.4.1 4.4.2 4.4.3 4.5 4.5.1 4.5.2 4.5.3 4.5.4 Working v 5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.3.1 5.3.2 5.3.3 5.3.4	Using the dedicated flash programming utilities for production and commercia 82 F.A.Q. Additional software packages in detail	I . 83 . 84 . 84 . 85 . 85 . 85 . 85 . 85 . 86 . 87 . 88 . 88 . 88 . 88 . 89 . 91 . 92 . 92 . 92 . 95 . 97 . 97

5.5.1	Multi-core debugging	
	How multi-core debugging works	
5.5.2	Using multi-core debugging in detail	
5.5.3	Things you should be aware of	
5.6	Connecting multiple J-Links / J-Traces to your PC	
5.6.1	How does it work?	103
5.6.2	Configuring multiple J-Links / J-Traces	104
5.6.3	Connecting to a J-Link / J-Trace with non default USB-Address	
5.7	J-Link control panel	
5.7.1	Tabs	
5.8 5.8.1	Reset strategies Strategies for ARM 7/9 devices	
5.8.2	Strategies for Cortex-M devices	
5.9	Using DCC for memory access	
5.9.1	What is required?	
5.9.2	Target DCC handler	
5.9.3	Target DCC abort handler	
5.10	J-Link script files	
5.10.1	Actions that can be customized	
5.10.2	Script file API functions	
5.10.3	Global DLL variables	
5.10.4	Global DLL constants	
5.10.5	Script file language	
5.10.6	Executing J-Link script files	
5.11	Command strings	
5.11.1	List of available commands	
5.11.2	Using command strings	131
5.12	Switching off CPU clock during debug	
5.13	Cache handling	
5.13.1	Cache coherency	134
5.13.2	Cache clean area	134
5.13.3	Cache handling of ARM7 cores	
5.13.4	Cache handling of ARM9 cores	134
6 Flash do		
n Flash no	awalaad and flach brooknainta	105
0 1 10311 00	ownload and flash breakpoints	
6.1	ownload and flash breakpoints Introduction	
	Introduction Licensing	136 137
6.1	Introduction Licensing Supported devices	136 137 139
6.1 6.2 6.3 6.4	Introduction Licensing Supported devices Setup for different debuggers (internal flash)	136 137 139 140
6.1 6.2 6.3 6.4 6.4.1	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench	136 137 139 140 140
6.1 6.2 6.3 6.4 6.4.1 6.4.2	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK	136 137 139 140 140 141
6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server	136 137 139 140 140 141 143
$\begin{array}{c} 6.1 \\ 6.2 \\ 6.3 \\ 6.4 \\ 6.4.1 \\ 6.4.2 \\ 6.4.3 \\ 6.4.4 \end{array}$	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI	136 137 139 140 140 141 143 143
$\begin{array}{c} 6.1 \\ 6.2 \\ 6.3 \\ 6.4 \\ 6.4.1 \\ 6.4.2 \\ 6.4.3 \\ 6.4.4 \\ 6.5 \end{array}$	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash)	136 137 139 140 140 141 143 143 144
$\begin{array}{c} 6.1 \\ 6.2 \\ 6.3 \\ 6.4 \\ 6.4.1 \\ 6.4.2 \\ 6.4.3 \\ 6.4.3 \\ 6.4.4 \\ 6.5 \\ 6.5.1 \end{array}$	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK	136 137 139 140 140 141 143 143 144 144
$\begin{array}{c} 6.1 \\ 6.2 \\ 6.3 \\ 6.4 \\ 6.4.1 \\ 6.4.2 \\ 6.4.3 \\ 6.4.4 \\ 6.5 \\ 6.5.1 \\ 6.5.2 \end{array}$	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server	136 137 139 140 140 141 143 143 144 144 145
$\begin{array}{c} 6.1 \\ 6.2 \\ 6.3 \\ 6.4 \\ 6.4.1 \\ 6.4.2 \\ 6.4.3 \\ 6.4.4 \\ 6.5 \\ 6.5.1 \\ 6.5.2 \\ 6.5.3 \end{array}$	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link GDB Server J-Link commander	136 137 139 140 140 141 143 143 144 144 145 145
$\begin{array}{c} 6.1 \\ 6.2 \\ 6.3 \\ 6.4 \\ 6.4.1 \\ 6.4.2 \\ 6.4.3 \\ 6.4.4 \\ 6.5 \\ 6.5.1 \\ 6.5.2 \end{array}$	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server	136 137 139 140 140 141 143 143 144 144 145 145
$\begin{array}{c} 6.1 \\ 6.2 \\ 6.3 \\ 6.4 \\ 6.4.1 \\ 6.4.2 \\ 6.4.3 \\ 6.4.4 \\ 6.5 \\ 6.5.1 \\ 6.5.2 \\ 6.5.3 \\ 6.5.4 \end{array}$	Introduction. Licensing. Supported devices . Setup for different debuggers (internal flash) . IAR Embedded Workbench. Keil MDK . J-Link GDB Server . J-Link RDI . Setup for different debuggers (CFI flash) . IAR Embedded Workbench / Keil MDK . J-Link GDB Server	136 137 139 140 140 141 143 143 144 144 145 145 145
 6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 	Introduction. Licensing. Supported devices . Setup for different debuggers (internal flash) . IAR Embedded Workbench. Keil MDK . J-Link GDB Server . J-Link RDI . Setup for different debuggers (CFI flash) . IAR Embedded Workbench / Keil MDK . J-Link GDB Server . J-Link GDB Server . J-Link RDI . Specifics	136 137 139 140 140 141 143 143 144 145 145 145 145
 6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 7.1 	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link GDB Server J-Link RDI Specifics Analog Devices	136 137 139 140 140 141 143 143 144 144 145 145 145 145 147 148
6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 7.1 7.1.1	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link GDB Server J-Link RDI specifics Analog Devices ADuC7xxx	136 137 139 140 140 141 143 143 144 144 145 145 145 145 147 148 148
6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 7.1 7.1.1 7.2	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link GDB Server J-Link RDI Specifics Analog Devices ADuC7xxx ATMEL	136 137 139 140 140 141 143 143 143 144 145 145 145 145 147 148 148 148
6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 7.1 7.1.1 7.2 7.2.1	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link GDB Server J-Link RDI Specifics Analog Devices ADuC7xxx ATMEL AT91SAM7	136 137 139 140 140 141 143 143 143 144 144 145
6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 7.1 7.1.1 7.2 7.2.1 7.2.1 7.2.2	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link commander J-Link RDI specifics Analog Devices ADuC7xxx ATMEL AT91SAM7 AT91SAM9	136 137 139 140 140 141 143 143 143 144 145 145 145 145 145 148 148 150 150 152
 6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 7.1 7.2 7.2.1 7.2.2 7.3 	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link GDB Server J-Link commander J-Link RDI specifics Analog Devices ADuC7xxx ATMEL AT91SAM7 AT91SAM9 Freescale	136 137 139 140 140 141 143 143 143 144 145 145 145 145 145 145 145 145 145 150 152 153
6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 7.1 7.1.1 7.2.1 7.2.1 7.2.1 7.2.2 7.3 7.3.1	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link GDB Server J-Link commander J-Link RDI Specifics Analog Devices ADuC7xxx ATMEL AT91SAM7 AT91SAM9 Freescale Unlocking Kinetis K40 and K60 devices	136 137 139 140 140 141 143 143 143 144 145 145 145 145 145 145 145 145 150 153 153
 6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.5.3 6.5.4 7 Device s 7.1 7.2 7.2.1 7.2.2 7.3 	Introduction Licensing Supported devices Setup for different debuggers (internal flash) IAR Embedded Workbench Keil MDK J-Link GDB Server J-Link RDI Setup for different debuggers (CFI flash) IAR Embedded Workbench / Keil MDK J-Link GDB Server J-Link GDB Server J-Link commander J-Link RDI specifics Analog Devices ADuC7xxx ATMEL AT91SAM7 AT91SAM9 Freescale	136 137 139 140 140 141 143 143 143 144 145 145 145 145 145 145 145 148 148 150 153 153 153

	7.4.1	Unlocking LM3Sxxx devices	
	7.4.2	Stellaris LM3S100 Series	
	7.4.3	Stellaris LM3S300 Series	
	7.4.4	Stellaris LM3S600 Series	155
	7.4.5	Stellaris LM3S800 Series	155
	7.4.6	Stellaris LM3S2000 Series	155
	7.4.7	Stellaris LM3S6100 Series	155
	7.4.8	Stellaris LM3S6400 Series	
	7.4.9	Stellaris LM3S6700 Series	
	7.4.10	Stellaris LM3S6900 Series	
	7.5	NXP	
	-		
	7.5.1	LPC	-
	7.6	OKI	
	7.6.1	ML67Q40x	
	7.7	ST Microelectronics	160
	7.7.1	STR 71x	161
	7.7.2	STR 73x	161
	7.7.3	STR 75x	161
	7.7.4	STR91x	
	7.7.5	STM32	
	7.8	Texas Instruments	
	-		
	7.8.1	TMS470	103
~	–		
8	l arget int	terfaces and adapters1	165
	8.1	20-pin JTAG/SWD connector	166
	8.1.1	Pinout for JTAG	
	8.1.2	Pinout for SWD	
	-		
	8.2	38-pin Mictor JTAG and Trace connector	
	8.2.1	Connecting the target board	
	8.2.2	Pinout	
	8.2.3	Assignment of trace information pins between ETM architecture versions	174
	8.2.4	Trace signals	174
	8.3	19-pin JTAG/SWD and Trace connector	176
	8.3.1	Target power supply	
	8.4	Adapters	
	0.1		170
q	Backgrou	Ind information1	179
0	Buongrou		
	9.1	JTAG	180
	9.1.1	Test access port (TAP)	180
	9.1.2	Data registers	
	9.1.3	Instruction register	
	9.1.4	The TAP controller	
	9.2	Embedded Trace Macrocell (ETM)	
	-		
	9.2.1	Trigger condition	
	u))		
	9.2.2	Code tracing and data tracing	183
	9.2.3	J-Trace integration example - IAR EWARM	183 183
		J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB)	183 183 187
	9.2.3	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming	183 183 187 188
	9.2.3 9.3	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming	183 183 187 188
	9.2.3 9.3 9.4 9.4.1	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work?	183 183 187 188 188
	9.2.3 9.3 9.4 9.4.1 9.4.2	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM	183 183 187 188 188 188
	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC	183 183 187 188 188 188 188
	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.3	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming	183 183 187 188 188 188 188
	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.3 9.4.4 9.5	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming J-Link / J-Trace firmware	183 183 187 188 188 188 188 188
	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.3 9.4.4 9.5 9.5.1	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming J-Link / J-Trace firmware Firmware update	183 187 188 188 188 188 188 188 190 190
	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.3 9.4.4 9.5	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming J-Link / J-Trace firmware	183 187 188 188 188 188 188 188 190 190
	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.3 9.4.4 9.5 9.5.1 9.5.2	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming J-Link / J-Trace firmware Firmware update Invalidating the firmware	183 183 187 188 188 188 188 188 190 190
10	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.3 9.4.4 9.5 9.5.1 9.5.2	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming J-Link / J-Trace firmware Firmware update	183 183 187 188 188 188 188 188 190 190
10	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.4 9.5 9.5.1 9.5.1 9.5.2	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming J-Link / J-Trace firmware Firmware update Invalidating the firmware	183 183 187 188 188 188 188 188 190 190
10	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.4 9.5 9.5.1 9.5.2) Designir 10.1	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming J-Link / J-Trace firmware Firmware update Invalidating the firmware overview of high-speed board design	183 183 187 188 188 188 188 188 188 190 190 190
10	9.2.3 9.3 9.4 9.4.1 9.4.2 9.4.3 9.4.4 9.5 9.5.1 9.5.1 9.5.2	J-Trace integration example - IAR EWARM Embedded Trace Buffer (ETB) Flash programming How does flash programming via J-Link / J-Trace work? Data download to RAM Data download via DCC Available options for flash programming J-Link / J-Trace firmware Firmware update Invalidating the firmware	183 183 187 188 188 188 188 188 188 190 190 190 193 194 194

10.1.3	Minimizing Crosstalk		
10.1.4	Using impedance matching and termination		
10.2	Terminating the trace signal		
10.2.1	Rules for series terminators		
10.3	Signal requirements		
11 Support	and FAQs	197	
11.1	Measuring download speed		
11.1.1	Test environment		
11.2	Troubleshooting		
11.2.1	General procedure		
11.2.2	Typical problem scenarios		
11.3	Signal analysis		
11.3.1	Start sequence		
11.3.2	Troubleshooting		
11.4	Contacting support		
11.5	Frequently Asked Questions		
12 Glossar	y	205	
13 Literatu	3 Literature and references		

Chapter 1 Introduction

This chapter gives a short overview about J-Link and J-Trace.

1.1 Requirements

Host System

To use J-Link or J-Trace you need a host system running Windows 2000 or later. For a list of all operating systems which are supported by J-Link, please refer to *Supported OS* on page 19.

Target System

A target system with a supported CPU is required.

You should make sure that the emulator you are looking at supports your target CPU. For more information about which J-Link features are supported by each emulator, please refer to *Model comparison* on page 21.

1.2 Supported OS

J-Link/J-Trace can be used on the following operating systems:

- Microsoft Windows 2000
- Microsoft Windows XP
- Microsoft Windows XP x64
- Microsoft Windows 2003
- Microsoft Windows 2003 x64
- Microsoft Windows Vista
- Microsoft Windows Vista x64
- Windows 7
- Windows 7 x64

1.3 J-Link / J-Trace models

J-Link / J-Trace is available in different variations, each designed for different purposes / target devices. Currently, the following models of J-Link / J-Trace are available:

- J-Link ARM
- J-Link Ultra
- J-Link ARM Pro
- J-Trace ARM
- J-Trace for Cortex-M3

In the following, the different J-Link / J-Trace models are described and the changes between the different hardware versions of each model are listed. To determine the hardware version of your J-Link / J-Trace, the first step should be to look at the label at the bottom side of the unit. J-Links / J-Traces have the hardware version printed on the back label.

If this is not the case with your J-Link / J-Trace, start $\tt JLink.exe.$ As part of the initial message, the hardware version is displayed.

🔜 C:\Program Files\SEGGER\JLinkARM_V402d\JLink.exe	_ 🗆 🗙
SEGGER J-Link Commander U4.02d <'?' for help> Compiled Mar 12 2009 15:39:38	_
DLL`version V4.02d, compiled Mar 12 2009 15:39:15 Firmware: J-Link ARM V8 compiled Mar 12 2009 15:28:03	
Hardware: U8.00 S/N : 1	
UTarget = 0.000U JTAG speed: 5 kHz	
J-Link>_	-

1.3.1 Model comparison

The following tables show the features which are included in each J-Link / J-Trace model.

Hardware features

	J-Link	J-Link Pro	J-Trace CM-3	J-Trace
USB	yes	yes	yes	yes
Ethernet	no	yes	no	no
Supported cores	ARM7/9/11, Cortex-M0/M1/ M3	ARM7/9/11, Cortex-M0/M1/ M3	ARM 7/9 (no tracing), Cor- tex-M3	ARM 7/9
JTAG	yes	yes	yes	yes
SWD	yes	yes	yes	no
SWO	yes	yes	yes	no
ETM Trace	no	no	yes	yes

Software features

Software features are features implemented in the software primarily on the host. Software features can either come with the J-Link or be added later using a license string from Segger.

	J-Link	J-Link Pro	J-Trace CM-3	J-Trace
J-Flash	yes(opt)	yes	yes(opt)	yes(opt)
Flash breakpoints ²	yes(opt)	yes	yes(opt)	yes(opt)
Flash download ¹	yes(opt)	yes	yes(opt)	yes(opt)
GDB Server	yes(opt)	yes	yes(opt)	yes(opt)
RDI	yes(opt)	yes	yes(opt)	yes(opt)

¹ Most IDEs come with its own flashloaders, so in most cases this feature is not essential for debugging your applications in flash. The J-Link flash download (FlashDL) feature is mainly used in debug environments where the debugger does not come with an own flashloader (for example, the GNU Debugger). For more information about how flash download via FlashDL works, please refer to *Flash download and flash breakpoints* on page 135.

² In order to use the flash breakpoints with J-Link no additional license for flash download is required. The flash breakpoint feature allows setting an unlimited number of breakpoints even if the application program is not located in RAM, but in flash memory. Without this feature, the number of breakpoints which can be set in flash is limited to the number of hardware breakpoints (typically two for ARM 7/9, six for Cortex-M3) For more information about flash breakpoints, please refer to *Flash download and flash breakpoints* on page 135.

Introduction

1.3.2 J-Link ARM

J-Link is a JTAG emulator designed for ARM cores. It connects via USB to a PC running Microsoft Windows 2000 or later. For a complete list of all operating systems which are supported, please refer to *Supported OS* on page 19. J-Link has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

1.3.2.1 Additional features

- Direct download into flash memory of most popular microcontrollers supported
- Full-speed USB 2.0 interface
- Serial Wire Debug supported *
- Serial Wire Viewer supported *
- Download speed up to 720 KBytes/second **
- JTAG speed up to 12 MHz
- RDI interface available, which allows using J-Link with RDI compliant software
- * = Supported since J-Link hardware version 6

** = Measured with J-Link Rev.5, ARM7 @ 50 MHz, 12MHz JTAG speed.

1.3.2.2 Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Link ARM. All values are valid for J-Link ARM hardware version 8.

General		
Supported OS	For a complete list of all operating sys- tems which are supported, please refer to <i>Supported OS</i> on page 19.	
Electromagnetic compatibility (EMC)	EN 55022, EN 55024	
Operating temperature	+5°C +60°C	
Storage temperature	-20°C +65 °C	
Relative humidity (non-condensing)	Max. 90% rH	
Mech	anical	
Size (without cables)	100mm x 53mm x 27mm	
Weight (without cables)	70g	
Available interfaces		
USB interface	USB 2.0, full speed	
Target interface	JTAG 20-pin (14-pin adapter available)	
JTAG/SWD Inte	rface, Electrical	
Power supply	USB powered Max. 50mA + Target Supply current.	
Target interface voltage (V _{IF})	1.2V 5V	
Target supply voltage	4.5V 5V (if powered with 5V on USB)	
Target supply current	Max. 300mA	
Reset Type	Open drain. Can be pulled low or tristated.	
Reset low level output voltage (V_{OL})	$V_{OL} \le 10\%$ of V_{IF}	
For the whole target voltage range (1.8V <= V_{IF} <= 5V)		

Table 1.1: J-Link ARM specifications



LOW level input voltage (V_{IL})	$V_{IL} \le 40\%$ of V_{IF}	
HIGH level input voltage (V_{IH})	$V_{IH} >= 60\%$ of V_{IF}	
For 1.8V <=	• V _{IF} <= 3.6V	
LOW level output voltage (V _{OL}) with a load of 10 kOhm	$V_{OL} \le 10\%$ of V_{IF}	
HIGH level output voltage (V _{OH}) with a load of 10 kOhm	$V_{OH} >= 90\%$ of V_{IF}	
For 3.6 <=	= V _{IF} <= 5V	
LOW level output voltage (V _{OL}) with a load of 10 kOhm	$V_{OL} \le 20\%$ of V_{IF}	
HIGH level output voltage (V _{OH}) with a load of 10 kOhm	$V_{OH} >= 80\%$ of V_{IF}	
JTAG/SWD Interface, Timing		
SWO sampling frequency	Max. 6 MHz	
Data input rise time (T _{rdi})	T _{rdi} <= 20ns	
Data input fall time (T _{fdi})	T _{fdi} <= 20ns	
Data output rise time (T _{rdo})	T _{rdo} <= 10ns	
Data output fall time (T _{fdo})	T _{fdo} <= 10ns	
Clock rise time (T _{rc})	T _{rc} <= 10ns	
Clock fall time (T _{fc})	T _{fc} <= 10ns	
Table 1.1: J-Link ARM specifications		

1.3.2.3 Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	ARM7 via JTAG	ARM9 <i>via JTAG</i>	Cortex-M3 via SWD
J-Link Rev. 6 — 8	720 Kbytes/s	550 Kbytes/s	180 Kbytes/s
	(12MHz JTAG)	(12MHz JTAG)	(12 MHz SWD)

Table 1.2: Download speed differences between hardware revisions

All tests have been performed in the testing environment which is described on *Measuring download speed* on page 198.

The actual speed depends on various factors, such as JTAG/SWD, clock speed, host CPU core etc.

1.3.2.4 Hardware versions

Versions 1-4

Obsolete.

Version 5.0

Identical to version 4.0 with the following exception:

- Uses a 32-bit RISC CPU.
- Maximum download speed (using DCC) is over 700 Kbytes/second.
- JTAG speed: Maximum JTAG frequency is 12 MHz; possible JTAG speeds are: 48 MHz / n, where n is 4, 5, ..., resulting in speeds of:

12.000 MHz (n = 4) 9.600 MHz (n = 5) 8.000 MHz (n = 6) 6.857 MHz (n = 7)

6.000 MHz (n = 8)

```
5.333 MHz (n = 9)
```

- 4.800 MHz (n = 10)
- Supports adaptive clocking.

Version 5.2

Identical to version 5.0 with the following exception:

• Target interface: RESET is open drain

Version 5.3

Identical to version 5.2 with the following exception:

 5V target supply current limited 5V target supply (pin 19) of Kick-Start versions of J-Link is current monitored and limited. J-Link automatically switches off 5V supply in case of over-current to protect both J-Link and host computer. Peak current (<= 10 ms) limit is 1A, operating current limit is 300mA.

Version 5.4

Identical to version 5.3 with the following exception:

• Supports 5V target interfaces.

Version 6.0

Identical to version 5.4 with the following exception:

- Outputs can be tristated (Effectively disabling the JTAG interface)
- Supports SWD interface.
- SWD speed: Software implementation. 4 MHz maximum SWD speed.
- J-Link supports SWV (Speed limited to 500 kHz)

Version 7.0

Identical to version 6.0 with the following exception:

• Uses an additional pin to the UART unit of the target hardware for SWV support (Speed limited to 6 MHz).

Version 8.0

Identical to version 7.0 with the following exception:

• SWD support for non-3.3V targets.

1.3.3 J-Link Ultra

J-Link Ultra is a JTAG/SWD emulator designed for ARM/Cortex and other supported CPUs. It is fully compatible to the standard J-Link and works with the same PC software. Based on the highly optimized and proven J-Link, it offers even higher speed as well as target power measurement capabilities due to the faster CPU, built-in FPGA and High speed USB interface. It connects via USB to a PC running Microsoft Windows 2000 or later. For a complete list of all operating systems which are supported, please refer to Supported OS on page 19.. J-Link Ultra has a built-in 20-pin JTAG/SWD connector.

1.3.3.1 Additional features

- Fully compatible to the standard J-Link
- Very high performance for all supported CPU cores
- Hi-Speed USB 2.0 interface
- JTAG speed up to 25 MHz
- Serial Wire Debug (SWD) supported
- Serial Wire Viewer (SWV) supported
- SWV: UART and Manchester encoding supported
- SWO sampling frequencies up to 25 MHz
- Target power can be supplied
- Target power consumption can be measured with high accuracy. External ADC can be connected via SPI

1.3.3.2 Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Link Ultra. All values are valid for J-Link Ultra hardware version 1.

Note: Some specifications, especially speed, are likely to be improved in the future with newer versions of the J-Link software (freely available).

General		
Supported OS	For a complete list of all operating sys- tems which are supported, please refer to <i>Supported OS</i> on page 19.	
Electromagnetic compatibility (EMC)	EN 55022, EN 55024	
Operating temperature	+5°C +60°C	
Storage temperature	-20°C +65 °C	
Relative humidity (non-condensing)	Max. 90% rH	
Mech	anical	
Size (without cables)	100mm x 53mm x 27mm	
Weight (without cables)	73g	
Available	interfaces	
USB interface	USB 2.0, Hi-Speed	
Target interface	JTAG/SWD 20-pin	
External (SPI) analog power measure- ment interface	4-pin (Pins 14, 16, 18 and 20 of the 20- pin JTAG/SWD interface)	
JTAG/SWD Interface, Electrical		
Target interface voltage (V _{IF})	1.8V 5V	
Target supply voltage	4.5V 5V	
Target supply current	Max. 300mA	
Reset Type	Open drain. Can be pulled low or tristated.	

Table 1.3: J-Link Ultra specifications



Reset low level output voltage (V_{OL})	$V_{OL} \le 10\%$ of V_{IF}	
For the whole target voltage range (1.8V <= V_{IF} <= 5V)		
LOW level input voltage (V_{IL})	$V_{IL} \le 40\%$ of V_{IF}	
HIGH level input voltage (V _{IH})	$V_{IH} >= 60\%$ of V_{IF}	
For 1.8V <=	= V _{IF} <= 3.6V	
LOW level output voltage (V _{OL}) with a load of 10 kOhm	V_{OL} <= 10% of V_{IF}	
HIGH level output voltage (V _{OH}) with a load of 10 kOhm	$V_{OH} >= 90\%$ of V_{IF}	
For 3.6 <	= V _{IF} <= 5V	
LOW level output voltage (V _{OL}) with a load of 10 kOhm	$V_{OL} \le 20\%$ of V_{IF}	
HIGH level output voltage (V _{OH}) with a load of 10 kOhm	$V_{OH} >= 80\%$ of V_{IF}	
JTAG/SWD In	terface, Timing	
SWO sampling frequency	Max. 25 MHz	
Data input rise time (T _{rdi})	T _{rdi} <= 20ns	
Data input fall time (T _{fdi})	T _{fdi} <= 20ns	
Data output rise time (T _{rdo})	T _{rdo} <= 10ns	
Data output fall time (T _{fdo})	T _{fdo} <= 10ns	
Clock rise time (T _{rc})	T _{rc} <= 10ns	
Clock fall time (T _{fc})	T _{fc} <= 10ns	
Analog power measurement interface		
Sampling frequency	50 kHz	
Resolution	1 mA	
External (SPI) analog interface		
SPI frequency	Max. 4 MHz	
Samples/sec	Max. 50000	
Resolution	Max. 16-bit	

Table 1.3: J-Link Ultra specifications

1.3.4 J-Link ARM Pro

J-Link Pro is a JTAG emulator designed for ARM cores. It is fully compatible to J-Link and connects via Ethernet/USB to a PC running Microsoft Windows 2000 or later. For a complete list of all operating systems which are supported, please refer to Supported OS on page 19. Additional support for Cortex-R4 and Cortex-R8 cores will be available in the near future. J-Link Pro comes with licenses for all J-Link related SEGGER software products which allows using J-Link Pro "out-of-the-box".

1.3.4.1 Additional features

- Fully compatible to J-Link ARM
- More memory for future firmware extensions (ARM11, X-Scale, Cortex R4 and Cortex A8)
- Additional LEDs for power and RESET indication
- Comes with web interface for easy TCP/IP configuration (built-in web server)
- Built-in GDB Server (planned to be implemented in the near future)
- Serial Wire Debug supported



- Serial Wire Viewer supported
- Download speed up to 720 KBytes/second ** (higher download speeds will be available in the near future)
- DCC speed up to 800 Kbytes/second **
- Comes with licenses for: J-Link ARM RDI, J-Link ARM FlashBP, J-Link ARM FlashDL, J-Link ARM GDB Server and J-Flash ARM.
- Embedded Trace Buffer (ETB) support
- Galvanic isolation from host via Ethernet
- RDI interface available, which allows using J-Link with RDI compliant software
- ** = Measured with J-Link Pro Rev. 1.1, ARM7 @ 50 MHz, 12MHz JTAG speed.

1.3.4.2 Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	ARM7	ARM9	Cortex-M3
	via JTAG	via JTAG	via SWD
Rev. 1 via USB	720 Kbytes/s	550 Kbytes/s	190 Kbytes/s
	(12 MHz JTAG)	(12 MHz JTAG)	(12 MHz SWD)
Rev. 1 via TCP/IP	720 Kbytes/s	550 Kbytes/s	190 Kbytes
	(12 MHz JTAG)	(12 MHz JTAG)	(12 MHz SWD)

Table 1.4: Download speed differences between hardware revisions

All tests have been performed in the testing environment which is described on *Measuring download speed* on page 198.

The actual speed depends on various factors, such as JTAG/SWD, clock speed, host CPU core etc.

1.3.4.3 Hardware versions

Version 1.1

Compatible to J-Link ARM.

 Provides an additional Ethernet interface which allows to communicate with J-Link via TCP/IP.

1.3.5 J-Link ARM Lite

J-Link ARM Lite is a fully functional OEM-version of J-Link ARM. If you are selling evaluation-boards, J-Link ARM Lite is an inexpensive emulator solution for you. Your customer receives a widely acknowledged JTAG-emulator which allows him to start right away with his development.



1.3.5.1 Additional features

- Very small form factor
- Fully software compatible to J-Link ARM
- Any ARM7/ARM9/ARM11, Cortex-M0/M1/M3 core supported
- JTAG clock up to 4 MHz
- SWD, SWO supported for Cortex-M devices
- Flash download into supported MCUs
- Standard 20-pin 0.1 inch JTAG connector (compatible to J-Link ARM)

1.3.5.2 Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Link ARM Lite. All values are valid for J-Link ARM hardware version 8.

General		
Supported OS	For a complete list of all operating sys- tems which are supported, please refer to <i>Supported OS</i> on page 19.	
Electromagnetic compatibility (EMC)	EN 55022, EN 55024	
Operating temperature	+5°C +60°C	
Storage temperature	-20°C +65 °C	
Relative humidity (non-condensing)	Max. 90% rH	
Size (without cables)	28mm x 26mm x 7mm	
Weight (without cables)	6g	
Mech	anical	
USB interface	USB 2.0, full speed	
Target interface	JTAG 20-pin (14-pin adapter available)	
JTAG/SWD Inte	rface, Electrical	
Power supply	USB powered Max. 50mA + Target Supply current.	
Target interface voltage (V _{IF})	3.3V (5V tolerant)	
Target supply voltage	4.5V 5V (if powered with 5V on USB)	
Target supply current	Max. 300mA	
LOW level input voltage (V_{IL})	Max. 40% of V _{IF}	
HIGH level input voltage (V _{IH})	Min. 60% of V _{IF}	
JTAG/SWD Int	terface, Timing	
Data input rise time (T _{rdi})	Max. 20ns	
Data input fall time (T _{fdi})	Max. 20ns	
Data output rise time (T _{rdo})	Max. 10ns	
Data output fall time (T _{fdo})	Max. 10ns	
Clock rise time (T _{rc})	Max. 10ns	
Clock fall time (T _{fc})	Max. 10ns	

Table 1.5: J-Link ARM Lite specifications

1.3.6 J-Trace ARM

J-Trace is a JTAG emulator designed for ARM cores which includes trace (ETM) support. It connects via USB to a PC running Microsoft Windows 2000 or later. For a complete list of all operating systems which are supported, please refer to Supported OS on page 19. J-Trace has a built-in 20-pin JTAG connector and a built in 38-pin JTAG+Trace connector, which are compatible to the standard 20-pin connector and 38-pin connector defined by ARM.

1.3.6.1 Additional features

- Supports tracing on ARM7/9 targets
- JTAG speed up to 12 MHz
- Download speed up to 420 Kbytes/second *
- DCC speed up to 600 Kbytes/second *

* = Measured with J-Trace, ARM7 @ 50 MHz, 12MHz JTAG speed.

1.3.6.2 Specifications for J-Trace

General		
Supported OS	For a complete list of all operating sys- tems which are supported, please refer to <i>Supported OS</i> on page 19.	
Electromagnetic Compatibility (EMC)	EN 55022, EN 55024	
Operating Temperature	+5°C +40°C	
Storage Temperature	-20°C +65 °C	
Relative Humidity (non-condensing)	<90% rH	
Size (without cables)	123mm x 68mm x 30mm	
Weight (without cables)	120g	
Mechanical		
USB Interface	USB 2.0, full speed	
Target Interface	JTAG 20-pin (14-pin adapter available) JTAG+Trace: Mictor, 38-pin	
JTAG/SWD Interface, Electrical		
Power Supply	USB powered < 300mA	
Supported Target interface voltage	3.0 - 3.6 V (5V adapter available)	
Table 1.6: J-Trace specifications		



1.3.6.3 Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	ARM7 via JTAG	ARM9 via JTAG	
J-Trace Rev. 1	420.0 Kbytes/s	280.0 Kbytes/s	
	(12MHz JTAG)	(12MHz JTAG)	
Table 1.7: Download speed differences between bardware revisions			

 Table 1.7: Download speed differences between hardware revisions

All tests have been performed in the testing environment which is described on *Measuring download speed* on page 198.

The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

1.3.6.4 Hardware versions

Version 1

This J-Trace uses a 32-bit RISC CPU. Maximum download speed is approximately 420 KBytes/second (600 KBytes/second using DCC).

J-Trace for Cortex-M3 1.3.7

J-Trace for Cortex-M3 is a JTAG/SWD emulator designed for Cortex-M3 cores which includes trace (ETM) support. J-Trace for Cortex-M3 can also be used as a J-Link and it also supports ARM7/9 cores. Tracing on ARM7/9 targets is not supported.

1.3.7.1 Additional features

- Has all the J-Link functionality •
- Supports tracing on Cortex-M3 targets

1.3.7.2 Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for J-Trace for Cortex-M3. All values are valid for the latest hardware version of J-Trace for Cortex-M3.

General		
Supported OS	For a complete list of all operating sys- tems which are supported, please refer to Supported OS on page 19.	
Electromagnetic compatibility (EMC)	EN 55022, EN 55024	
Operating temperature	+5°C +60°C	
Storage temperature	-20°C +65 °C	
Relative humidity (non-condensing)	Max. 90% rH	
Size (without cables)	123mm x 68mm x 30mm	
Weight (without cables)	120g	
Mechanical		
USB interface	USB 2.0, full speed	
Target interface	JTAG 20-pin (14-pin adapter available)	
JTAG/SWD Interface, Electrical		
Power supply	USB powered Max. 50mA + Target Supply current.	
Target interface voltage (V _{IF})	1.2V 5V	
Target supply voltage	4.5V 5V (if powered with 5V on USB)	
Target supply current	Max. 300mA	
LOW level input voltage (V _{IL})	Max. 40% of V _{IF}	
HIGH level input voltage (V _{IH})	Min. 60% of V _{IF}	
JTAG/SWD Interface, Timing		
Data input rise time (T _{rdi})	Max. 20ns	
Data input fall time (T _{fdi})	Max. 20ns	
Data output rise time (T _{rdo})	Max. 10ns	
Data output fall time (T _{fdo})	Max. 10ns	
Clock rise time (T _{rc})	Max. 10ns	
Table 1.8: J-Trace for Cortex-M3 specifications		

Table 1.8: J-Trace for Cortex-M3 specifications



Clock fall time (T _{fc})	Max. 10ns	
Trace Interface, Electrical		
Power supply	USB powered Max. 50mA + Target Supply current.	
Target interface voltage (V_{IF})	1.2V 5V	
Voltage interface low pulse (V_{IL})	Max. 40% of V _{IF}	
Voltage interface high pulse (V_{IH})	Min. 60% of V _{IF}	
Trace Interface, Timing		
TRACECLK low pulse width (T _{wl})	Min. 2ns	
TRACECLK high pulse width (T _{wh})	Min. 2ns	
Data rise time (T _{rd})	Max. 3ns	
Data fall time (T _{fd})	Max. 3ns	
Clock rise time (T _{rc})	Max. 3ns	
Clock fall time (T _{fc})	Max. 3ns	
Data setup time (T _s)	Min. 3ns	
Data hold time (T _h)	Min. 2ns	

Table 1.8: J-Trace for Cortex-M3 specifications

1.3.7.3 Download speed

The following table lists performance values (Kbytes/s) for writing to memory (RAM):

Hardware	Cortex-M3
J-Trace for Cortex-M3 V2	190 Kbytes/s (12MHz SWD) 760 KB/s (12 MHz JTAG)
J-Trace for Cortex-M3 V3.1	190 Kbytes/s (12MHz SWD) 1440 KB/s (25 MHz JTAG)

 Table 1.9: Download speed differences between hardware revisions

The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

1.3.7.4 Hardware versions

Version 2

Obsolete.

Version 3.1

Identical to version 2.0 with the following exceptions:

- Hi-Speed USB
- Voltage range for trace signals extended to 1.2 3.3 V
- Higher download speed

1.3.8 Flasher ARM

Flasher ARM is a programming tool for microcontrollers with onchip or external Flash memory and ARM core. Flasher ARM is designed for programming flash targets with the J-Flash software or stand-alone. In addition to that Flasher ARM has all of the J-Link functionality. For more information about Flasher ARM, please refer to UM08007, Flasher ARM User's Guide.

1.3.8.1 Specifications

The following table gives an overview about the specifications (general, mechanical, electrical) for Flasher ARM.



	(171) and 2010 and 2010			
Ge	neral			
Supported OS	For a complete list of all operating sys- tems which are supported, please refer to Supported OS on page 19.			
Mechanical				
USB interface	USB 2.0, full speed			
Target interface	JTAG/SWD 20-pin			
JTAG Interfa	ace, Electrical			
Power supply	USB powered Max. 50mA + Target Supply current.			
Target interface voltage (V _{IF})	1.2V 5V			
Target supply voltage	4.5V 5V (if powered with 5V on USB)			
Target supply current	Max. 300mA			
For the whole target volta	ge range (1.8V <= V _{IF} <= 5V)			
LOW level input voltage (V _{IL})	Max. 40% of V _{IF}			
HIGH level input voltage (V _{IH})	Min. 60% of V _{IF}			
For 1.8V <= V _{IF} <= 3.6V				
LOW level output voltage (V _{OL}) with a load of 10 kOhm	Max. 10% of $\rm V_{\rm IF}$			
HIGH level output voltage (V _{OH}) with a load of 10 kOhm	Min. 90% of V _{IF}			
For 3.6 <	= V _{IF} <= 5V			
LOW level output voltage (V _{OL}) with a load of 10 kOhm	Max. 20% of V $_{\rm IF}$			
HIGH level output voltage (V _{OH}) with a load of 10 kOhm	Min. 80% of V _{IF}			
SWD Interface, Electrical				
Power supply	USB powered Max. 50mA + Target Supply current.			
Target interface voltage (V_{IF})	1.2V 5V (SWD interface is 5V toleran but can output a maximum of 3.3V SWE signals)			
Target supply voltage	4.5V 5V (if powered with 5V on USB)			

Max. 300mA	
Max. 0.8V	
Min. 2.0V	
Max. 0.5V	
Min. 2.85V	
MM. 2.05V	

Table 1.10: Flasher ARM specifications

1.3.9 J-Link ColdFire

J-Link ColdFire is a BDM emulator designed for ColdFire® cores. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003, or Windows Vista. J-Link ColdFire has a built-in 26-pin BDM connector, which is compatible to the standard 26-pin connector defined by Freescale. For more information about J-Link ColdFire BDM 26, please refer to UM08009, J-Link ColdFire BDM26 User's Guide.



1.4 Common features of the J-Link product family

- USB 2.0 interface (Full-Speed/Hi-Speed, depends on J-Link model)
- Any ARM7/9/11 (including thumb mode), Cortex-M0/M1/M3 core supported
- Automatic core recognition
- Maximum JTAG speed 12/25 MHz (depends on J-Link model)
- Seamless integration into the IAR Embedded Workbench® IDE
- No power supply required, powered through USB
- Support for adaptive clocking
- All JTAG signals can be monitored, target voltage can be measured
- Support for multiple devices
- Fully plug and play compatible
- Standard 20-pin JTAG connector, standard 38-pin JTAG+Trace connector
- USB and 20-pin ribbon cable included
- Memory viewer (J-Mem) included
- TCP/IP server included, which allows using J-Trace via TCP/IP networks
- RDI interface available, which allows using J-Link with RDI compliant software
- Flash programming software (J-Flash) available
- Flash DLL available, which allows using flash functionality in custom applications
- Software Developer Kit (SDK) available
- Full integration with the IAR C-SPY® debugger; advanced debugging features available from IAR C-SPY debugger.
- 14-pin JTAG adapter available
- J-Link 19-pin Cortex-M Adapter available
- J-Link 9-pin Cortex-M Adapter available
- Adapter for 5V JTAG targets available for hardware revisions up to 5.3
- Optical isolation adapter for JTAG/SWD interface available
- Target power supply via pin 19 of the JTAG/SWD interface (up to 300 mA to target with overload protection)

1.5 Supported CPU cores

J-Link / J-Trace has been tested with the following cores, but should work with any ARM7/9/11 and Cortex-M0/M1/M3 core. If you experience problems with a particular core, do not hesitate to contact Segger.

- ARM7TDMI (Rev 1)
- ARM7TDMI (Rev 3)
- ARM7TDMI-S (Rev 4)
- ARM720T
- ARM920T
- ARM922T
- ARM926EJ-S
- ARM946E-S
- ARM966E-S
- ARM1136JF-S
- ARM1136J-S
- ARM1156T2-S
- ARM1156T2F-S
- ARM1176JZ-S
- ARM1176JZF
- ARM1176JZF-S
- Cortex-M0
- Cortex-M1
- Cortex-M3
- Cortex-R4

1.5.1 Upcoming supported cores

- Cortex-A8/A9
- X-Scale

If you need support for any of these cores you should get in touch with us (info@seg-ger.com).

1.6 Supported IDEs

J-Link / J-Trace can be used with different IDEs. Some IDEs support J-Link directly, for other ones additional software (such as J-Link RDI) is necessary in order to use J-Link. The following tables list which features of J-Link / J-Trace can be used with the different IDEs.

ARM7/9

IDE	Debug support ⁴	Flash download	Flash breakpoints	Trace support ³
IAR EWARM	yes	yes	yes	yes
Keil MDK	yes	yes	yes	no
Rowley	yes	yes	no	no
CodeSourcery	yes	no	no	no
Yargato (GDB)	yes	yes	yes	no
RDI compliant toolchains such as RVDS/ADS	yes ¹	yes ¹	yes ¹	no

ARM Cortex-M3

IDE	Debug support ⁴	Flash download	Flash breakpoints	Trace support ³	SWO support
IAR EWARM	yes	yes	yes	yes	yes
Keil MDK	yes	yes	yes	no ²	yes
Rowley	yes	yes	no	no	no
CodeSourcery	yes	no	no	no	no
Yargato (GDB)	yes	yes	yes	no	no

ARM11

ARM11 has currently been tested with IAR EWARM only.

IDE	Debug support ⁴	Flash download	Flash breakpoints	Trace support ³
IAR EWARM	yes	no ²	no ²	no
Rowley	yes	no ²	no	no
Yargato (GDB)	yes	no ²	no ²	no

¹ Requires J-Link RDI license for download of more than 32KBytes

- ² Coming soon
- ³ Requires emulator with trace support
- ⁴ Debug support includes the following: Download to RAM, memory read/write, CPU register read/write, Run control (go, step, halt), software breakpoints in RAM and hardware breakpoints in flash memory.

CHAPTER 1

Chapter 2 Licensing

This chapter describes the different license types of J-Link related software and the legal use of the J-Link software with original SEGGER and OEM products.

2.1 Introduction

J-Link functionality can be enhanced by the features J-Flash, RDI, flash download and flash breakpoints (FlashBP). The flash breakpoint feature does not come with J-Link and need an additional license. In the following the licensing options of the software will be explained.

2.2 Software components requiring a license

There are different software components which need an additional license:

- J-Flash
- J-Link RDI
- Flash breakpoints (FlashBP)

For more information about J-Link RDI licensing procedure / license types, please refer to the *J-Link RDI User Guide* (UM08004), chapter *Licensing*.

For more information about J-Flash licensing procedure / license types, please refer to the *J-Flash User Guide* (UM08003), chapter *Licensing*.

In the following the licensing procedure and license types of the flash breakpoint feature are explained.

2.3 License types

For each of the software components which require an additional license, there are three types of licenses:

Built-in License

This type of license is easiest to use. The customer does not need to deal with a license key. The software automatically finds out that the connected J-Link contains the built-in license(s). This is the type of license you get if you order J-Link and the license at the same time, typically in a bundle.

Key-based license


This type of license is used if you already have a J-Link, but want to enhance its functionality by using flash breakpoints. In addition to that, the key-based license is used for trial licenses. To enable this type of license you need to obtain a license key from SEGGER. Free trial licenses are available upon request from *www.segger.com*. This license key has to be added to the J-Link license management. How to enter a license key is described in detail in *Licensing* on page 137. Every license can be used on different PCs, but only with the J-Link the license is for. This means that if you want to use flash breakpoints with other J-Links, every J-Link needs a license.

Device-based license

The device-based license comes with the J-Link software and is available for some devices. For a complete list of devices which have built-in licenses, please refer to *Device list* on page 43. The device-based license has to be activated via the debugger. How to activate a device-based license is described in detail in the section *Activating a device-based license* on page 43.

2.3.1 Built-in license

This type of license is easiest to use. The customer does not need to deal with a license key. The software automatically finds out that the connected J-Link contains the built-in license(s). To check what licenses the used J-Link have, simply open the J-Link commander (JLink.exe). The J-Link commander finds and lists all of the J-Link's licenses automatically, as can be seen in the screenshot below.



This J-Link for example, has built-in licenses for RDI, <code>J-Link ARM FlashDL</code> and <code>FlashBP</code>.

2.3.2 Key-based license

When using a key-based license, a license key is required in order to enable the J-Link flash breakpoint feature. License keys can be added via the license manager. How to enter a license via the license manager is described in *Licensing* on page 137. Like the built-in license, the key-based license is only valid for one J-Link, so if another J-Link is used it needs a separate license.

2.3.3 Device-based license

The device-based license is a free license, available for some devices. It's already included in J-Link, so no keys are necessary to enable this license type. To activate a device based license, the debugger needs to select a supported device.

2.3.3.1 Activating a device-based license

In order to activate a device-based license, the debugger needs to select a supported device. To check if the debugger has selected the right device, simply open the J-Link control panel and check the **device** section in the **General** tab.

3-Link ARM V3.90d Control p General Settings Break/Watch	Log CPU Regs Target Power SWV Image: Start minimized Image: Start minimized Image: Start minimized Image: Start minimized Image: Start minimized Image: Start minimized Image: Process C:\Tool\C\AR\ARM_V520\common\bin\larldePM.exe J-Link SEGGER J-Link ARM V6.0, SN=1 Target interface JTAG: Adaptive Endian Device LPC2378
Ready	KARM_ReadMemU32 (Done) 131

2.3.3.2 Device list

The following list contains all devices which are supported by the device-based license

Manufacturer	Name	Licenses
NXP	LPC2101	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2102	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2103	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2104	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2105	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2106	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2109	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2114	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2119	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2124	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2129	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2131	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP

Table 2.1: Device list

Manufacturer	Name	Licenses
NXP	LPC2132	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2134	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2136	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2138	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2141	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2142	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2144	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2146	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2148	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2194	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2212	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2214	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2292	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2294	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2364	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2366	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2368	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2378	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2468	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP
NXP	LPC2478	RDI, J-Link ARM FlashDL, J- Link ARM FlashBP

Table 2.1: Device list

2.4 Legal use of SEGGER J-Link software

The software consists of proprietary programs of SEGGER, protected under copyright and trade secret laws. All rights, title and interest in the software are and shall remain with SEGGER. For details, please refer to the license agreement which needs to be accepted when installing the software. The text of the license agreement is also available as entry in the start menu after installing the software.

Use of software

SEGGER J-Link software may only be used with original SEGGER products and authorized OEM products. The use of the licensed software to operate SEGGER product clones is prohibited and illegal.

2.4.1 Use of the software with 3rd party tools

For simplicity, some components of the J-Link software are also distributed from partners with software tools designed to use J-Link. These tools are primarily debugging tools, but also memory viewers, flash programming utilities but also software for other purposes. Distribution of the software components is legal for our partners, but the same rules as described above apply for their usage: They may only be used with original SEGGER products and authorized OEM products. The use of the licensed software to operate SEGGER product clones is prohibited and illegal.

2.5 Original SEGGER products

The following products are original SEGGER products for which the use of the J-Link software is allowed:

2.5.1 J-Link

J-Link is a JTAG emulator designed for ARM cores. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Link has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

Licenses

Comes with built-in licenses for flash download and flash breakpoints for some devices. For a complete list of devices which are supported by the built-in licenses, please refer to *Device list* on page 43.

2.5.2 J-Link Ultra

J-Link Ultra is a JTAG/SWD emulator designed for ARM/Cortex and other supported CPUs. It is fully compatible to the standard J-Link and works with the same PC software. Based on the highly optimized and proven J-Link, it offers even higher speed as well as target power measurement capabilities due to the faster CPU, built-in FPGA and High speed USB interface. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003, Windows Vista or Windows 7. J-Link Ultra has a built-in 20-pin JTAG/SWD connector.

Licenses

Comes with built-in licenses for flash download and flash breakpoints for some devices. For a complete list of devices which are supported by the built-in licenses, please refer to *Device list* on page 43.





USB

2.5.3 J-Link Pro

J-Link Pro is a JTAG emulator designed for ARM cores. It connects via USB or Ethernet to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Link has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

Licenses

Comes with built-in licenses for all J-Link related software products: J-Link ARM FlashDL, FlashBP, RDI, J-Link GDB Server and J-Flash.



2.5.4 J-Trace

J-Trace is a JTAG emulator designed for ARM cores which includes trace (ETM) support. It connects via USB to a PC running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. J-Trace has a built-in 20-pin JTAG connector and a built in 38-pin JTAG+Trace connector, which is compatible with the standard 20-pin connector and 38-pin connector defined by ARM.

Licenses

Comes with built-in licenses for flash download and flash breakpoints for some devices. For a complete list of devices which are supported by the built-in licenses, please refer to *Device list* on page 43.



2.5.5 J-Trace for Cortex-M3

J-Trace for Cortex-M3 is a JTAG/SWD emulator designed for Cortex-M3 cores which include trace (ETM) support. J-Trace for Cortex-M3 can also be used as a regular J-Link and it also supports ARM7/9 cores. Please note that tracing on ARM7/9 targets is not supported by J-Trace for Cortex-M3. In order to use ETM trace on ARM7/9 targets, an J-Trace is needed.

Licenses

Comes with built-in licenses for flash download and flash breakpoints for some devices. For a complete list of devices which are supported by the built-in licenses, please refer to *Device list* on page 43.

2.5.6 Flasher ARM

Flasher ARM is a programming tool for microcontrollers with onchip or external Flash memory and ARM core. Flasher ARM is designed for programming flash targets with the J-Flash software or stand-alone. In addition to that Flasher ARM has all of the J- Link functionality. Flasher ARM connects via USB or via RS232 interface to a PC, running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. Flasher ARM has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.





2.6 J-Link OEM versions

There are several different OEM versions of J-Link on the market. The OEM versions look different, but use basically identical hardware. Some of these OEM versions are limited in speed, some of these can only be used with certain chips and some of these have certain add-on features enabled, which normally requires license. In any case, it should be possible to use the J-Link software with these OEM versions. However, proper function cannot be guaranteed for OEM versions. SEGGER Microcontroller does not support OEM versions; support is provided by the respective OEM.

2.6.1 Analog Devices: mIDASLink

mIDASLink is an OEM version of J-Link, sold by Analog Devices.

Limitations

mIDASLink works with Analog Devices chips only. This limitation can NOT be lifted; if you would like to use J-Link with a device from an other manufacturer, you need to buy a separate J-Link.

Licenses

Licenses for RDI, J-Link ARM FlashDL and FlashBP are included. Other licenses can be added.

2.6.2 Atmel: SAM-ICE

SAM-ICE is an OEM version of J-Link, sold by Atmel.

Limitations

SAM-ICE works with Atmel devices only. This limitation can NOT be lifted; if you would like to use J-Link with a device from an other manufacturer, you need to buy a separate J-Link.

Licenses

Licenses for RDI and GDB Server are included. Other licenses can be added.



Digi: JTAG Link 2.6.3

Digi JTAG Link is an OEM version of J-Link, sold by Digi International.

Limitations

Digi JTAG Link works with Digi devices only. This limitation can NOT be lifted; if you would like to use J-Link with a device from an other manufacturer, you need to buy a separate J-Link.

Licenses

License for GDB Server is included. Other licenses can be added.

IAR: J-Link / J-Link KS 2.6.4

IAR J-Link / IAR J-Link KS are OEM versions of J-Link, sold by IAR.

Limitations

IAR J-Link / IAR J-Link KS can not be used with Keil MDK. This limitation can NOT be lifted; if you would like to use J-Link with Keil MDK, you need to buy a separate J-Link. IAR J-Link does not support kickstart power.

Licenses

No licenses are included. All licenses can be added.

IAR: J-Link Lite 2.6.5

IAR J-Link Lite is an OEM version of J-Link, sold by IAR.

Limitations

IAR J-Link Lite can not be used with Keil MDK. This limitation can NOT be lifted; if you would like to use J-Link with Keil MDK, you need to buy a separate J-Link.

JTAG speed is limited to 4 MHz.

Licenses

No licenses are included. All licenses can be added.

Note: IAR J-Link is only delivered and supported as part of Starter-Kits. It is not sold to end customer directly and not guaranteed to work with custom hardware.







2.6.6 IAR: J-Trace

IAR J-Trace is an OEM version of J-Trace, sold by IAR.

Limitations

IAR J-Trace can not be used with Keil MDK. This limitation can NOT be lifted; if you would like to use J-Trace with Keil MDK, you need to buy a separate J-Trace.

Licenses

No licenses are included. All licenses can be added.

2.6.7 NXP: J-Link Lite LPC Edition

J-Link Lite LPC Edition is an OEM version of J-Link, sold by NXP.

Limitations

J-Link Lite LPC Edition only works with NXP devices. This limitation can NOT be lifted; if you would like to use J-Link with a device from an other manufacturer, you need to buy a separate J-Link.

Licenses

No licenses are included.

2.6.8 SEGGER: J-Link Lite

J-Link ARM Lite is a fully functional OEM-version of SEGGER J-Link ARM. If you are selling evaluation-boards, J-Link ARM Lite is an inexpensive emulator solution for you. Your customer receives a widely acknowledged JTAG-emulator which allows him to start right away with his development.

Limitations

JTAG speed is limited to 4 MHz

Licenses

No licenses are included. All licenses can be added.

Note

J-Link ARM Lite is only delivered and supported as part of Starter Kits. It is not sold to end customer and not guaranteed to work with custom hardware.





2.7 J-Link OBs

J-Link OBs (J-Link On Board) are single chip versions of J-Link which are used on various eval boards. It is legal to use J-Link software with these boards, provided that the eval board manufacturer has obtained a license from SEGGER. The following list shows the eval board manufacturer which are allowed to use J-Link OBs:

- IAR Systems
- Embedded Artists

2.8 Illegal Clones

Clones are copies of SEGGER products which use the copyrighted SEGGER Firmware without a license. It is strictly prohibited to use SEGGER J-Link software with illegal clones of SEGGER products. Manufacturing and selling these clones is an illegal act for various reasons, amongst them trademark, copyright and unfair business practise issues.

The use of illegal J-Link clones with this software is a violation of US, European and other international laws and is prohibited.

If you are in doubt if your unit may be legally used with SEGGER J-Link software, please get in touch with us.

End users may be liable for illegal use of J-Link software with clones.

Chapter 3 Setup

This chapter describes the setup procedure required in order to work with J-Link / J-Trace. Primarily this includes the installation of the J-Link software and documentation package, which also includes a kernel mode J-Link USB driver in your host system.

3.1 Installing the J-Link ARM software and documentation pack

J-Link is shipped with a bundle of applications, corresponding manuals and some example projects and the kernel mode J-Link USB driver. Some of the applications require an additional license, free trial licenses are available upon request from *www.segger.com*.

Refer to chapter *J*-*Link and J*-*Trace related software* on page 69 for an overview about the J-Link software and documentation pack.

3.1.1 Setup procedure

To install the J-Link ARM software and documentation pack, follow this procedure:

Note: We recommend to check if a newer version of the J-Link software and documentation pack is available for download before starting the installation. Check therefore the J-Link related download section of our website: http://www.seager.com/download jlink.html

 Before you plug your J-Link / J-Trace into your computer's USB port, extract the setup tool Setup_JLinkARM_V<VersionNumber>.zip. The setup wizard will install the software and documentation pack that also includes the certified J-Link USB driver. Start the setup by double clicking Setup_JLinkARM_V<Version-Number>.exe. The license Agreement dialog box will be opened. Accept the terms with the Yes button.

🚰 License Agreement	×
是	Please read the following license agreement. Use the scroll bar to view the rest of this agreement.
	Important - Read carefully: This license is a legal agreement between YOU (either an individual or a single entity) and SEGGER Microcontroller Systeme GmbH (called SEGGER). By downloading and/or using J-Link ARM software, you agree to be bound by the terms of this agreement.
\$\$_\$\$	1. LICENSE AGREEMENT In this agreement "Licensor" shall mean SEGGER except under the following circumstancest If Licensee acquired the product as a bundled component of
	Do you accept all the terms of the preceding license agreement? If so, click on the Yes push button. If you select No, Setup will close.
	Yes No

2. The **Welcome** dialog box is opened. Click **Next** > to open the **Choose Destina**tion Location dialog box.



3. Accept the default installation path C:\Program Files\SEG-GER\JLinkARM_V<VersionNumber> or choose an alternative location. Confirm your choice with the **Next >** button.

Choose Destination Lo	bccation Image: Constant State S
	< <u>B</u> ack Cancel

4. The **Choose options** dialog is opened. The **Create entry in start menu** and the **Add shortcuts to desktop** option are preselected. Accept or deselect the options and confirm the selection with the **Next >** button.

🚭 Choose options	X
	Choose options for creating shortcuts
	☑ Create entry in start menu
	Add shortcuts to desktop
	< <u>B</u> ack <u>Next</u> > Cancel

5. The installation process will be started.



6. The **Installation Complete** dialog box appears after the copy process. Close the installation wizard with the **Finish** > button.

월 Installation Complete		×
	J-Link ARM V3.58c has been successfully installed.	
	Press the Finish button to exit this installation.	
	< <u>₿</u> ack. Enish > Cancel	

The J-Link software and documentation pack is successfully installed on your PC. 7. Connect your J-Link via USB with your PC. The J-Link will be identified and after

a short period the J-Link LED stops rapidly flashing and stays on permanently.


3.2 Setting up the USB interface

After installing the J-Link ARM software and documentation package it should not be necessary to perform any additional setup sequences in order to configure the USB interface of J-Link.


3.2.1 Verifying correct driver installation

To verify the correct installation of the driver, disconnect and reconnect J-Link / J-Trace to the USB port. During the enumeration process which takes about 2 seconds, the LED on J-Link / J-Trace is flashing. After successful enumeration, the LED stays on permanently.

Start the provided sample application $_{JLink.exe}$, which should display the compilation time of the J-Link firmware, the serial number, a target voltage of 0.000V, a complementary error message, which says that the supply voltage is too low if no target is connected to J-Link / J-Trace, and the speed selection. The screenshot below shows an example.



In addition you can verify the driver installation by consulting the Windows device manager. If the driver is installed and your J-Link / J-Trace is connected to your computer, the device manager should list the J-Link USB driver as a node below "Universal Serial Bus controllers" as shown in the following screenshot:



Right-click on the driver to open a context menu which contains the command **Properties**. If you select this command, a **J-Link driver Properties** dialog box is opened and should report: **This device is working properly**.

J-Link driv	ver Properties	?×
General	Driver	
÷	J-Link driver	
	Device type:	Universal Serial Bus controllers
	Manufacturer:	Segger
	Location:	J-Link
This If you start	the troubleshooter.	operly. Is with this device, click Troubleshooter to Iroubleshooter
<u>D</u> evice	-	
JUseth	is device (enable)	<u> </u>
		OK Cancel

If you experience problems, refer to the chapter *Support and FAQs* on page 197 for help. You can select the **Driver** tab for detailed information about driver provider, version, date and digital signer.

J-Link driv	ver Properties		? ×
General	Driver		
÷	J-Link driver		
	Driver Provider:	Segger	
	Driver Date:	07-01-09	
	Driver Version:	2.6.5.0	
	Digital Signer:	Microsoft Windows Hardware Compatibility	Publ
Details.	To uninstall the driv	iver files loaded for this device, click Driver er files for this device, click Uninstall. To upd e, click Update Driver.	
		OK Cano	el

3.3 Uninstalling the J-Link USB driver

If J-Link / J-Trace is not properly recognized by Windows and therefore does not enumerate, it makes sense to uninstall the J-Link USB driver.

This might be the case when:

- The LED on the J-Link / J-Trace is rapidly flashing.
- The J-Link / J-Trace is recognized as **Unknown Device** by Windows.

To have a clean system and help Windows to reinstall the J-Link driver, follow this procedure:

- 1. Disconnect J-Link / J-Trace from your PC.
- 2. Open the Add/Remove Programs dialog (Start > Settings > Control Panel > Add/Remove Programs) and select Windows Driver Package Segger (jlink) USB and click the Change/Remove button.

🙀 Add/Remove	e Programs		IX
Change or	Currently installed programs:	Sort by: Name	•
Change or Remove Programs Add New Programs Components Components Set Program Access and Defaults	 J-Link ARM V3.66a Windows Driver Package - Segger (jlink) USB (01/09/2007 2.5.5.0) Click here for <u>support information</u>. To change this program or remove it from your computer, click Change/Remove. 	<u>C</u> hange/Remove	8
			7

3. Confirm the uninstallation process.



3.4 Setting up the IP interface

Some emulators of the J-Link family have (or future members will have) an additional Ethernet interface, to communicate with the host system. These emulators will also come with a built-in web server which allows configuration of the emulator via web interface. In addition to that, you can set a default gateway for the emulator which allows using it even in large intranets. For simplicity the setup process of J-Link Pro (referred to as J-Link) is described in this section.

3.4.1 Connecting the first time


When connecting J-Link the first time, it attempts to acquire an IP address via DHCP. To get information about which IP address is acquired, you have to possibilities:

- Connecting J-Link via USB and via Ethernet and read out the IP address via $_{\rm JLink.exe.}$
- Connecting J-Link only via Ethernet and read out the IP via the DHCP IP Assignment table of your DHCP Server.


In the following, both ways to get the IP address assigned to J-Link via DHCP, are explained.

3.4.1.1 Connecting via USB and Ethernet

When using <code>JLink.exe</code> in order to read out the IP address, J-Link has to be connected to your host system via Ethernet and via USB. When starting <code>JLink.exe</code>, it will show information about the IP address (static / dynamic) when connecting to J-Link.



To get more detailed information about the current configuration of the J-Link (such as subnet mask and MAC address), you can use the conf command in JLink.exe.



After reading out the IP address you can connect to J-Link via Ethernet, using the IP address.

3.4.1.2 Connecting via Ethernet only

This way of reading out the IP address of J-Link can be used for example if you do not have administrator rights on the host system in order to install the USB driver which is necessary to connect to J-Link via USB. To get the IP address which has been assigned to J-Link via DHCP, you have to read it out from the DHCP IP Assignment table of your DHCP Server:

Dray Tek Router Web Configurator System Management > Diagnostic Tools << Main Mer					
онср	IP Assignment Tabl	е		<< <u>Back Refrest</u>	<u>1</u>
14	192.168.199.22	00-50-FC-85-53-4A	13:17:50.390	5 LANSING T	•
15	192.168.199.23	00-22-15-14-CF-3E	14:51:39.380	Oliver	
16	192.168.199.24	00-0C-29-F9-39-AA	23:29:01.760	PQL Resiver	
17	192.168.199.25	00-22-15-1A-9C-F4	14:51:04.610	Mad	
18	192.168.199.26	00-0C-29-C5-42-CE	40:06:04.180	Mean to be	
19	192.168.199.27	00-0C-29-22-CA-F9	15:56:27.240	Panerez vez	
20	192.168.199.28	00-22-15-1A-9C-CC	15:16:19.100	See	
21	192.168.199.29	00-22-C7-01-00-17	40:12:58.460	JLINK23	
22	192.168.199.30	00-22-C7-01-1A-FA	43:22:00.870	JLINK87006906	
23	192.168.199.31	00-11-43-3E-AB-9D	44:55:39.040	acubed Lingtop	
24	192.168.199.32	00-22-C7-01-00-06	45:00:05.760	JLINK171100006	
25	192.168.199.33	00-22-C7-01-00-11	45:11:24.480	JLINK17	
26	192.168.199.34	00-22-C7-01-00-09	45:12:21.060	JLINK171100009	
27	192.168.199.35	00-22-C7-01-00-10	47:25:49.630	JLINK171100016	
28	192.168.199.36	00-0C-29-6E-91-67	48:59:05.770	ALC: The Base of The	
29	192.168.199.37	00-22-15-52-FA-F4	33:08:25.650	anglo dy-fill find	
30	192.168.199.38	00-0C-29-0C-1B-6C	112:37:41.540	M00070-44	-
				_	

You can easily identify your J-Link by its host ID (in this case JLINK23) and by its MAC addr which always starts with: 00-22-C7-01-XX-XX where XX depends on the serial number of your J-Link. In this case the serial number of the connected J-Link is 23 (0x0017), so its IP address is: 00-22-C7-01-00-17.

3.4.2 Configuring the J-Link

By default, J-Link is configured to receive an IP address and a subnet mask via DHCP. It is also possible to assign a fixed IP address to it. Setting up J-Link can be done via $_{\rm JLink.exe}$ or via web interface. In the following, both configuration methods are described.

3.4.2.1 Configuring J-Link via JLink.exe

Configuring J-Link via JLink.exe is very simple because only one command (in different variations) is necessary to choose between automatic IP address and dynamic IP address assignment.

Note: If you want to configure J-Link via JLink.exe and J-Link is connected to your host-system via Ethernet only, you have to type in the ip <IPAddr> command.

Example

ip 192.168.199.29

Assigning an IP address via DHCP

By default, J-Link is configured to acquire an IP address via DHCP, so it should not be necessary to configure this. But, if you change the IP address to a fixed one, DHCP is disabled from this point. To re-enable DHCP you should use the <code>ipaddr DHCP</code> command in <code>JLink.exe</code>. The ipaddr command will be explained in the following.

Assigning an IP address manually

If you do not want J-Link to be configured via DHCP, you can assign an IP address and a subnet mask (optional) manually. This is done via the <code>ipaddr</code> command in <code>JLink.exe</code>. This command can be used in four different ways, which are explained in the table below:

Command	Explanation
ipaddr	If no additional parameter is specified, the current IP and subnet mask of J-Link are shown.
ipaddr <ip></ip>	If an IP is given as an additional parameter the given IP address is set as the IP address for J-Link. A default 16-bit subnet mask (255.255.0.0) is used. From this time J-Link uses this static IP, DHCP is disabled from this point.
ipaddr <ip> <subnet mask=""></subnet></ip>	If an IP and a subnet mask is given as an additional parameter, the given IP and the given subnet mask are used. From this time J-Link uses this static IP and subnet mask, DHCP is disabled from this point.
ipaddr DHCP	If DHCP is given as an additional parameter the use of DHCP is enabled the next time J-Link boots up. This especially makes sense if a static IP address was previously used and now an IP address given by the DHCP Server shall be used.

Table 3.1: ipaddr command description

Example ipaddr

J-Link>ipaddr DHCP assigned network configuration IP-Addr: 192.168.199.29 Subnetmask: 255.255.0.0

Example ipaddr <IP>

J-Link>ipaddr 192.168.87.115 IP address successfully changed to '192.168.87.115'. Subnetmask successfully changed to '255.255.0.0'.

Example ipaddr <IP> <Subnet mask>

J-Link>ipaddr 192.168.87.116 255.255.0.0 IP address successfully changed to '192.168.87.116'. Subnetmask successfully changed to '255.255.0.0'.

Example ipaddr DHCP

J-Link>ipaddr DHCP Configuration successfully changed to DHCP.

3.4.2.2 Configuring J-Link via web interface

J-Link comes with a web server, which provides a web interface for configuration. This enables you to configure J-Link without additional tools, just with a simple web browser. The **Home** page of the web interface shows the serial number, the current IP address and the MAC address of the J-Link.

SEGGER	J-Link Pro Webserver	SEGGER Microcontroller
Home Network information Network configuration System information Emulator status About	Home Emulator information: Firmware build: Dec 22 2008 09:24:26 Serial Number: Network information: Configuration type: User assigned IP Address: 192.168.90.11 /16 Gateway: 192.168.1.1	i i i i i i i i i i i i i i i i i i i

The **Network configuration** page allows you to configure the IP address, the subnet mask and the default gateway of J-Link. You can choose between **automatic** IP assignment and **manual** IP assignment by selecting the appropriate radio button. If you choose **manual**, you can change the IP address, the subnet mask and the default gateway by entering the desired values in the appropriate fields and clicking **change**. So, you do not have to care about any command syntax in order to change the IP address/subnet mask/default gateway.

SEGGER	J-Link Pro Webserver	SEGGER Microcontroller
Home Network information Network configuration System information Emulator status About	Network configuration C Automatic © Manual DHCP IP address: 192.168.90.11 Subnet mask: 255.255.0.0 Gateway: 192.168.1.1 Change	

3.4.3 FAQs

- Q: How can I use J-Link with GDB and Ethernet?
- A: You have to use the J-Link ARM GDB Server in order to connect to J-Link via GDB and Ethernet.

3.5 J-Link configurator

In general, there are two interfaces which can be used by J-Link, to connect to a host: USB Full/Hi-Speed and Ethernet. When using USB, there are different ways in which a J-Link can be identified on a host. The J-Link software and documentation package comes with a configurator (JLinkConfig.exe) which allows you to configure how a J-Link is identified on the host system when using USB.

3.5.1 J-Link identification methods

In general, when using USB, there are three different ways in which a J-Link can be identified:

- By USB address
- By serial number

Default configuration of J-Link is: Identification by serial number. Identification via USB address is used for compatibility and not recommended.

Background information

"USB address" really means changing the USB-Product Id (PID).

The following table shows how J-Links enumerate in the different identification modes.

Identification	PID	Serial number
USB address 0	0x0101	123456
USB address 1	0x0102	123456
USB address 2	0x0103	123456
USB address 3	0x0104	123456
Serial number	0x0101	Serial number is real serial number of the J-LInk or user assigned.
Table 3.2: J-Link enumeration in different identification modes		

3.5.2 Using the J-Link configurator

When starting the J-Link configurator a dialog pops up which shows a list of all emulators which are currently connected to the PC by USB. The list is automatically upadted, so if you start the configurator first an then connect your J-Link to your PC, the configurator will recognize this and updates the list of emulators.

To configure an emulator simply select it from the list and click the configure button or simply double-click the emulator-entry.

SEGGER J-Link Configur	ation V4.15y (beta)				
	Please select the emulator you want to c	configure.			
	Emulators connected via USB:				
	# Product	Nickname	SN	USB Identification	
	0 SEGGER J-Link ARM V6.00 1 SEGGER J-Link ARM V6.00		85366187 1	USB 0 SN 4294967295	
	Emulators connected via TCP/IP:				
	# Product	Nickname SN	IP address	MAC address	Ping
				Configure	Close

Note: Do not connect multiple J-Links with identical USB identification to one PC at the same time. If you have 2 or more J-Links with identical USB identification, please connect them one at a time, then reconfigure the first one before connecting the second one.

A second dialog pops up which shows you specific information of the selected emulator, like the Product name, its serial number and its Nickname. Moreover, this dialog enables you to select the USB identification method of the emulator.


Configure J-Link	x
Product SEGGER J-Link ARM V6.00 SN 85366187 Nickname USB Identification USB 0 USB 0 USB 0 USB 1 USB 2 USB 2 USB 2 USB 3 Real SN User assigned SN	
OK Canc	el

If you choose the USB identification method "User assigned SN", you must also enter a valid, customized serial number which is used to identify the selected emulator. Please note that the serial number 123456 is not valid. Moreover, the maximum value for a valid serial number is 4294901759 (0xFFEFFFF).

Configure J-Lin	, x	
	SEGGER J-Link ARM V6.00	
SN Nickname	85366187	
USB Identification User assigned SN Assigned SN 100		
	OK Cancel	

3.5.3 Connecting to different J-Links via USB

When connecting to a J-Link it is not necessary to pre-select the J-Link, since when connecting via USB without specifying to which J-Link you want connect to, the DLL searches for available J-Links. If more than one J-Link has been found, a emulator selection dialog is shown, which enables you to select the correct one.



So even in IDEs which do not have an selection option for the J-Link, it is possible to connect to different J-Links.

Chapter 4

J-Link and J-Trace related software

This chapter describes Segger's J-Link / J-Trace related software portfolio, which covers nearly all phases of the development of embedded applications. The support of the remote debug interface (RDI) and the J-Link GDBServer allows an easy J-Link integration in all relevant toolchains.

4.1 J-Link related software

4.1.1 J-Link software and documentation package

J-Link is shipped with a bundle of applications. Some of the applications require an additional license, free trial licenses are available upon request from *www.segger.com*.

Software	Description
JLinkARM.dll	DLL for using J-Link / J-Trace with third-party programs.
JLink.exe	Free command-line tool with basic functionality for target analysis.
JLinkSTR91x	Free command-line tool to configure the ST STR91x cores. For more information please refer to <i>J-Link STR91x Commander (Command line tool)</i> on page 73
JLinkSTM32	Free command-line tool for STM32 devices. Can be used to dis- able the hardware watchdog and to unsecure STM32 devices (override read-protection).
J-Link TCP/IP Server	Free utility which provides the possibility to use J-Link / J-Trace remotely via TCP/IP.
J-Mem memory viewer	Free target memory viewer. Shows the memory content of a running target and allows editing as well.
J-Flash	Stand-alone flash programming application. Requires an addi- tional license. For more information about J-Flash please refer to J-Flash ARM User's Guide (UM08003).
RDI support	Provides Remote Debug Interface (RDI) support. This allows the user to use J-Link with any RDI-compliant debugger. (Addi- tional license required)
Flash download	Flash download allows an arbitrary debugger to write into flash memory, using the J-Link flashloaders.
Flash breakpoints	Flash breakpoints provide the ability to set an unlimited num- ber of software breakpoints in flash memory areas. (Additional license required)
J-Link GDB Server	The J-Link GDB Server is a remote server for the GNU Debug- ger (GDB). Requires an additional license. For more informa- tion about J-Link GDB Server, please refer to <i>J-Link GDB Server</i> <i>User's Guide (UM08005)</i> .
Dedicated flash programming utili- ties Table 4.1: J-Link / J-Trae	Free dedicated flash programming utilities for the following eval boards: Cogent CSB737, ST MB525, Toshiba TOPAS 910.

 Table 4.1: J-Link / J-Trace related software

4.1.2 List of additional software packages

The software packages listed below are available upon request from *www.seg-ger.com*.

Software	Description
JTAGLoad	Command line tool that opens an \mathtt{svf} file and sends the data in it via J-Link / J-Trace to the target.
J-Link Software Developer Kit (SDK)	The J-Link Software Developer Kit is needed if you want to write your own program with J-Link / J-Trace.
J-Link Flash Soft- ware Developer Kit (SDK)	An enhanced version of the JLinkARM.DLL, which contains additional API functions for flash programming.


Table 4.2: J-Link / J-Trace additional software packages

4.2 J-Link software and documentation package in detail

The J-Link / J-Trace software documentation package is supplied together with J-Link / J-Trace and may also be downloaded from *www.segger.com*.

4.2.1 J-Link Commander (Command line tool)

J-Link Commander (JLink.exe) is a tool that can be used for verifying proper installation of the USB driver and to verify the connection to the ARM chip, as well as for simple analysis of the target system. It permits some simple commands, such as memory dump, halt, step, go and ID-check, as well as some more in-depths analysis of the state of the ARM core and the ICE breaker module.



4.2.2 SWO Analyzer

SWO Analyzer (SWOAnalyzer.exe) is a tool that analyzes SWO output. Status and summary of the analysis are output to standard out, the details of the analysis are stored in a file.



Usage

SWOAnalyzer.exe <SWOfile>

This can be achieved by simply dragging the SWO output file created by the J-Link DLL onto the executable.

Creating an SWO output file

In order to create the SWO output file, which is th input file for the SWO Analyzer, the J-Link config file needs to be modified.

It should contain the following lines:

[SWO]

```
SWOLogFile="C:\TestSWO.dat"
```

4.2.3 J-Link STR91x Commander (Command line tool)

J-Link STR91x Commander (JLinkSTR91x.exe) is a tool that can be used to configure STR91x cores. It permits some STR9 specific commands like:

- Set the configuration register to boot from bank 0 or 1
- Erase flash sectors
- Read and write the OTP sector of the flash
- Write-protect single flash sectors by setting the sector protection bits
- Prevent flash from communicate via JTAG by setting the security bit

All of the actions performed by the commands, excluding writing the OTP sector and erasing the flash, can be undone. This tool can be used to erase the flash of the controller even if a program is in flash which causes the ARM core to stall.

C:\Work\JLink	kARM\Output\Debug\JLink5TR91x.exe				
Available co	Available commands are:				
fsize	Set the size of the primary flash manually. Syntax: fsize 0111213, where 0 selects a 256 Kbytes device, 1 a 512 Kbytes device, 2 a 1024 KBytes device and 3 a 2048 Kbytes device				
showconf mem	Show configuration register content and security status Read memory Syntax: mem (Addr), (NumBytes)				
erase	Erase flash sectors (OTP can not be erased). Syntax: erase (SectorHaskL), (SectorMaskH) SectorMaskL = Bits 0-8 mask sectors 0-8 of bank 0 SectorMaskH = Bits 0-4 mask sectors 0-4 of bank 1 Bit 17 masks the configuration sector Bit 18 masks the User-Code sector All other bits are ignored				
erase bankØ erase bank1 erase all setb	Erase flash bank 0 Erase flash bank 1 Perform a full chip erase Boot from flash bank x (0 and 1 are available)				
blank secure	Sytax: setb (int) Blank check all flash sectors Set the security bit. Protects device from read or debug access through the JTAG port (can only be cleared by a full chip erase).				
unsecure protect	Unsecure the device. Content of configuration register is saved. Protect flash sectors. Syntax: protect (BankØSectorMask), (Bank1SectorMask) BankØSectorMask: Bits 0-8 mask flash sectors 0-8 of bank 0 Bank1SectorMask: Bits 0-4 mask flash sectors 0-4 of bank 1				
unprotect	Unprotect flash sectors. Syntax: unprotect {Bank0SectorMask>, {Bank1SectorMask> Bank0SectorMask: Bits 0-8 mask flash sectors 0-8 of bank 0 Bank1SectorMask: Bits 0-4 mask flash sectors 0-4 of bank 1				
readotp writeotp q	Read OIP sectors Write words to the OIP sectors. Syntax: writeotp <word1>, [<word2>,, <word8>] Quit</word8></word2></word1>				
 J-Link>_					

When starting the STR91x commander, a command sequence will be performed which brings MCU into Turbo Mode.

"While enabling the Turbo Mode, a dedicated test mode signal is set and controls the GPIOs in output. The IOs are maintained in this state until a next JTAG instruction is send." (ST Microelectronics)

Enabling Turbo Mode is necessary to guarantee proper function of all commands in the STR91x Commander.

4.2.4 J-Link STM32 Commander (Command line tool)

J-Link STM32 Commander (JLinkSTM32.exe) is a free command line tool which can be used to disable the hardware watchdog of STM32 devices which can be activated by programming the option bytes. Moreover the J-Link STM32 Commander unsecures a read-protected STM32 device by re-programming the option bytes.

Note: Unprotecting a secured device or will cause a mass erase of the flash memory.



4.2.5 J-Link TCP/IP Server (Remote J-Link / J-Trace use)

The J-Link TCP/IP Server allows using J-Link / J-Trace remotely via TCP/IP. This enables you to connect to and fully use a J-Link / J-Trace from another computer. Performance is just slightly (about 10%) lower than with direct USB connection.

J-Link TCP/IF	🚰 J-Link TCP/IP Server 🛛 🛛 🔀				
IPStat	Not connected				
	R	W	WB		
This connection		0		0	
Total		0		0	
USBStat	Not connected				
	Stay on top		<u>A</u> bout		
Status				_	
Waiting for clien	it on port 19020.			_	

The J-Link TCP/IP Server also accepts commands which are passed to the J-Link TCP/ IP Server via the command line.

4.2.5.1 List of available commands

The table below lists the commands accepted by the J-Link TCP/IP Server

Command	Description
port	Selects the IP port on which the J-Link TCP/IP Server is listening.
usb	Selects a usb port for communication with J-Link.

Table 4.3: Available commands

4.2.5.2 port

Syntax

-port <Portno.>

Example

To start the J-Link TCP/IP Server listening on port 19021 the command should look as follows:

-port 19021

4.2.5.3 usb

Syntax

-usb <USBIndex>

Example

Currently usb 0-3 are supported, so if the J-Link TCP/IP Server should connect to the J-Link on usb port 2 the command should look as follows:

-usb 2

4.2.6 J-Mem Memory Viewer

J-Mem displays memory contents of ARM-systems and allows modifications of RAM and SFRs (Special Function Registers) while the target is running. This makes it possible to look into the memory of an ARM chip at run-time; RAM can be modified and SFRs can be written. You can choose between 8/16/32-bit size for read and write accesses. J-Mem works nicely when modifying SFRs, especially because it writes the SFR only after the complete value has been entered.


J-Mem																	_ 🗆 ×
<u>File T</u> arget	Optic	ons	<u>H</u> elp														
Address: 0x0			×1	x2	×4	B	efresh	1									
Address	0	1	2	3	4	5	6	7	8	9	A	B	С	D	E	F	ASCII
00000000	06	00	00	EA	FE	FF	FF	EA	FE	FF	FF	EA	FE	FF	FF	EA	
00000010	FE	FF	FF	EA	FE	FF	FF	EA	5C	07	00	EA	70	07	00	EA	
00000020	50	DØ	9F	E5	50	00	9F	E5	ØF	ΕØ	AØ	E1	10	FF	2F	E1	PP/.
00000030	40	00	9F	E5	D1	FØ	21	E3	40	80	9F	E5	D2	FØ	21	E3	et.et.
00000040	00	DØ	АØ	E1	60	00	40	E2	13	FØ	21	E3	00	DØ	AØ	E1	
00000050	20	00	9F	E5	ØF	EØ	AØ	E1	10	FF	2F	E1	24	EØ	9F	E5	,
00000060	24	00	9F	E5	10	FF	2F	E1	FE	FF	FF	EA	FE	FF	FF	EA	\$/
00000070	FE	FF	FF	EA	FE	FF	FF	EA	00	00	21	00	91	00	00	00	
00000080	00	FØ	FF	FF	25	01	00	00	68	00	00	00	DD	12	00	00	×h
00000090	00	B5	1A	48	9F	21	C9	43	19	4 A	ØA	60	19	49	80	22	HC.J. `.I."
000000A0	12	02	ØA	60	18	49	01	62	81	6E	C9	07	FC	D5	17	49	`.I.b.nI
000000B0	C1	62	81	6E	49	07	FC	D5	81	6E	09	07	FC	D5	04	21	.b.nI!
00000000	01	63	81	6E	09	07	FC	D5	01	6B	03	22	ØA	43	02	63	.c.nk.".C.c
000000D0	81	6E	09	07	FC	D5	ØE	48	ØE	49	01	60	01	20	05	EØ	.nH.I.`
00000E0	04	21	41	43	ØA	4A	ØC	4B	53	50	40	10	1F	28	F7	DB	.!AC.J.KSP0(
000000F0	ØA	48	0B	49	01	60	01	BC	00	47	CØ	46	00	FC	FF	FF	.H.I.`G.F
00000100	00	01 F0	30 FF	00 FF	44 6C	FD	FF ØØ	FF	01	06	00	00	05	10	19 FF	10	0.D
00000110	80	FØ 00	FF 00	FF 00	5C 12	00 4A	13	00 48	70 70	00 B4	00 81	00 B0	34 11	F1 1C	FF 12	FF 1D	1p4
00000120	0A	00 E0	ЙВ	68	12 54	4H 68	13	48	70 00	84 2 B	81 Ø3	DN	11 5B	10 1E	12 E6	1D 5C	tJ.Hp
00000130	EE	сю 54	FB	00 D1	94 ØC	31	15 ØC	32	81	42	03 0C	D0 D2	5B 53	68	со 14		.T1.2.BSh.h
	EE	54	гВ	11	90	31	90	32	01				23				
Ready										0	onnec	ted		ARM	core	id: 31	FOFOFOF Speed: 4000 kHz //

4.2.7 J-Flash ARM (Program flash memory via JTAG)

J-Flash ARM is a software running on Windows 2000, Windows XP, Windows 2003 or Windows Vista systems and enables you to program your flash EEPROM devices via the JTAG connector on your target system.

J-Flash ARM works with any ARM7/9 system and supports all common external flashes, as well as the programming of internal flash of ARM microcontrollers. It allows you to erase, fill, program, blank check, upload flash content, and view memory functions of the software with your flash devices.

J-Flash requires a additional license from Segger. Even without a license key you can still use J-Flash ARM to open project files, read from connected devices, blank check target memory, verify data files and so on. However, to actually program devices via J-Flash ARM and J-Link / J-Trace you are required to obtain a license key from us. Evaluation licenses are available free of charge. For further information go to our website or contact us directly.



Features

- Works with any ARM7/ARM9 chip
- ARM microcontrollers (internal flash) supported
- Most external flash chips can be programmed
- High-speed programming: up to 300 Kbytes/second (depends on flash device)
- Very high-speed blank check: Up to 16 Mbytes/sec (depends on target)
- Smart read-back: Only non-blank portions of flash transferred and saved
- Easy to use, comes with projects for standard eval boards.

4.2.8 J-Link RDI (Remote Debug Interface)

The J-Link RDI software is an remote debug interface for J-Link. It makes it possible to use J-Link with any RDI compliant debugger. The main part of the software is an RDI-compliant DLL, which needs to be selected in the debugger. There are two additional features available which build on the RDI software foundation. Each additional features requires an RDI license in addition to its own license. Evaluation licenses are available free of charge. For further information go to our website or contact us directly.


Note: The RDI software (as well as flash breakpoints and flash downloads) do not require a license if the target device is an LPC2xxx. In this case the software verifies that the target device is actually an LPC 2xxx and have a device-based license.

4.2.8.1 Flash download and flash breakpoints

Flash download and flash breakpoints are supported by J-Link RDI. For more information about flash download and flash breakpoints, please refer to *J-Link RDI User's Guide (UM08004)*, chapter *Flash download* and chapter *Breakpoints in flash memory*.

4.2.9 J-Link GDB Server

GDB Server is a remote server for the GNU Debugger GDB. GDB and GDB Server communicate via a TCP/IP connection, using the standard GDB remote serial protocol. The GDB Server translates the GDB monitor commands into J-Link commands.




The GNU Project Debugger (GDB) is a freely available debugger, distributed under the terms of the GPL. It connects to an emulator via a TCP/IP connection. It can connect to every emulator for which a GDB Server software is available. The latest Unix version of the GDB is freely available from the GNU committee under:

http://www.gnu.org/software/gdb/download/

J-Link GDB Server is distributed as "free for evaluation and non commercial use". The software can be used free of charge for educational and nonprofit purposes without additional license. Without additional license, only 32 KBytes may be downloaded. To download bigger programs or to use the software for other, especially commercial purposes, a license is required. With such a license, the download size is not limited. Free 30 days limited license are available upon request. For further information go to our website or contact us directly.

4.3 Dedicated flash programming utilities for J-Link

The SEGGER J-Link comes with dedicated flash programming utilities (DFPU) for a number of popular Eval boards. These utilities are designed to program a .bin file into the flash memory of the target hardware, with J-Link. Each dedicated flash programming utility works only with the Eval board it was designed for.



4.3.1 Introduction

Using the dedicated flash programming utilities which come with J-Link, is permitted for development purposes only. As long as the dedicated flash programming tools are used for development purposes only, no additional license is required. If you want to use the dedicated flash programming utilities for commercial and production purposes, you need to obtain a license from SEGGER. SEGGER also offers to create dedicated flash programming utilities for custom hardware. When starting a dedicated flash programming utility, a message box appears which tells the user about the purpose of the dedicated flash programming utility:



4.3.2 Supported Eval boards

The list below shows the Eval boards for which dedicated flash programming utilities have been already developed. Simple flash programming utilities for other, popular Eval boards are on the schedule.

CPU / MCU	Eval board manufacturer	Eval board name	Flash memory
Atmel AT91SAM9263	Cogent	CSB737	Typically 65 MB external NOR flash
ST STM32F103RBT6	ST Microelectron- ics	MB525	Typically 128 KB internal flash
Toshiba TMPA910CRXBG	Toshiba	TOPAS910	Typically 32 MB external NOR flash
NXP LPC3250	Phytec	PCM-967	Typically 32 MB external NAND flash (ST NAND256R3A)

Table 4.4:

4.3.3 Supported flash memories


The dedicated flash programming utilities for J-Link can be created for the following flash memories:

- External NOR flash
- Internal flash
- NAND flash
- Data flash
- SPI flash

In order to use external NOR flash, a CFI compliant flash memory has to be used because the flash programming utilities use the CFI information to detect the flash size and sectorization.

4.3.4 How to use the dedicated flash programming utilities

The dedicated flash programming utilities are very simple to use. Every tool expects a path to a data file (*.bin) passed as a command line parameter, on startup. If no path is passed the flash programming utility searches for a data in the Samples\ directory. This .bin file has to be named as shown in the table above. For example, for the Cogent CSB737 Eval board this file is named: CogentCSB737.bin.



4.3.5 Using the dedicated flash programming utilities for production and commercial purposes

If you want to use dedicated flash programming utilities for production and commercial purposes you need to obtain a license from SEGGER. In order to obtain a license for a dedicated flash programming utility, there are two options:

- Purchasing the source code of an existing dedicated flash programming utility
- Purchasing the source code of a dedicated flash programming utility for custom hardware

The source code can be compiled using a Microsoft Visual C++ V6 or newer compiler. It contains code which is executed on the target device (RAMCODE). This RAMCODE may not be used with debug probes other than J-Link.

4.3.5.1 Purchasing the source code of an existing dedicated flash programming utility

Purchasing the source code of an existing dedicated flash programming utility (described above) allows you to use the dedicated flash programming utility for production and commercial purposes. Making the resulting executable publicly available is not permitted.

For more information about the pricing for the source code of existing dedicated flash programming utilities, please refer to the price list on our website *http://www.segger.com/pricelist_jlink.html#8.20.01*.

4.3.5.2 Purchasing the source code of a dedicated flash programming utility for custom hardware

SEGGER also offers to design dedicated flash programming utilities for custom hardware for which you will also need to obtain a license. The resulting executable may be used for organization internal purposes only.

4.3.6 F.A.Q.

- Q: Q: Can the dedicated flash programming utilities be used for commercial purposes?
- A: A: Yes, you can buy the source code of one or more of the flash programming utilities which makes it possible to use them for commercial and production purposes.
- Q: Q: I want to use the dedicated flash programming utilities with my own hardware. Is that possible?
- A: A: The free dedicated flash programming utilities which come with J-Link do not support custom hardware.mIn order to use your own hardware with a dedicated flash programming utility, SEGGER offers to create dedicated flash programming utilities for custom hardware
- Q: Q: Do I need a license to use the dedicated flash programming utilities?
- A: A: As long as you use the dedicated flash programming utilities, which come with J-Link, for development purposes only, you do not need an additional license. In order to use them for commercial and/or production purposes you need to obtain a license from SEGGER.
- Q: Q: Which file types are supported by the dedicated flash programming utilities?
- A: A: Currently, the dedicated flash programming utilities support *.bin files.
- Q: Q: Can I use the dedicated flash programming utilities with other debug probes than J-Link?
- A: A: No, the dedicated flash programming utilities only work with J-Link

4.4 Additional software packages in detail

The packages described in this section are not available for download. If you wish to use one of them, contact SEGGER Microcontroller Systeme directly.

4.4.1 JTAGLoad (Command line tool)

JTAGLoad is a tool that can be used to open an svf (Serial vector format) file. The data in the file will be sent to the target via J-Link / J-Trace.



4.4.2 J-Link Software Developer Kit (SDK)

The J-Link Software Developer Kit is needed if you want to write your own program with J-Link / J-Trace. The J-Link DLL is a standard Windows DLL typically used from C programs (Visual Basic or Delphi projects are also possible). It makes the entire functionality of J-Link / J-Trace available through its exported functions, such as halt-ing/stepping the ARM core, reading/writing CPU and ICE registers and reading/writing memory. Therefore it can be used in any kind of application accessing an ARM core. The standard DLL does not have API functions for flash programming. However, the functionality offered can be used to program flash. In this case, a flash loader is required. The table below lists some of the included files and their respective purpose.

Files	Contents
GLOBAL.h JLinkARMDLL.h	Header files that must be included to use the DLL functions. These files contain the defines, typedef names, and function dec- larations.
JLinkARM.lib	A Library that contains the exports of the JLink DLL.
JLinkARM.dll	The DLL itself.
Main.c	Sample application, which calls some JLinkARM DLL functions.
JLink.dsp	Project files of the sample application. Double click $\tt JLink.dsw$ to
JLink.dsw	open the project.
JLinkARMDLL.pdf	Extensive documentation (API, sample projects etc.).
Table 4.5: J-Link SDK	

4.4.3 J-Link Flash Software Developer Kit (SDK)

This is an enhanced version of the JLinkARM.DLL which contains additional API functions for flash programming. The additional API functions (prefixed JLINKARM_FLASH_) allow erasing and programming of flash memory. This DLL comes with a sample executable, as well as with source code of this executable and a Microsoft Visual C/C++ project file. It can be an interesting option if you want to write your own programs for production purposes.

4.5 Using the J-LinkARM.dll

4.5.1 What is the JLinkARM.dll?

The J-LinkARM.dll is a standard Windows DLL typically used from C or C++, but also Visual Basic or Delphi projects. It makes the entire functionality of the J-Link / J-Trace available through the exported functions.

The functionality includes things such as halting/stepping the ARM core, reading/ writing CPU and ICE registers and reading/writing memory. Therefore, it can be used in any kind of application accessing an ARM core.

4.5.2 Updating the DLL in third-party programs

The JLinkARM.dll can be used by any debugger that is designed to work with it. Some debuggers, like the IAR C-SPY[®] debugger, are usually shipped with the JLinkARM.dll already installed. Anyhow it may make sense to replace the included DLL with the latest one available, to take advantage of improvements in the newer version.

4.5.2.1 Updating the JLinkARM.dll in the IAR Embedded Workbench (EWARM)

It's recommended to use the J-Link DLL updater to update the JLinkARM.dll in the IAR Embedded Workbench. The IAR Embedded Workbench IDE is a high-performance integrated development environment with an editor, compiler, linker, debugger. The compiler generates very efficient code and is widely used. It comes with the J-LinkARM.dll in the arm\bin subdirectory of the installation directory. To update this DLL, you should backup your original DLL and then replace it with the new one.

Typically, the DLL is located in C:\Program Files\IAR Systems\Embedded Workbench 5.n\arm\bin\.

After updating the DLL, it is recommended to verify that the new DLL is loaded as described in *Determining which DLL is used by a program* on page 86.

J-Link DLL updater

The J-Link DLL updater is a tool which comes with the J-Link software and allows the user to update the JLinkARM.dll in all installations of the IAR Embedded Workbench, in a simple way. The updater is automatically started after the installation of a J-Link software version and asks for updating old DLLs used by IAR. The J-Link DLL updater can also be started manually. Simply enable the checkbox left to the IAR installation which has been found. Click **Ok** in order to update the JLinkARM.dll used by the IAR installation.

SEGGER J-Link	LL Updater ¥3.86	>
The following 3rd	rty applications using JLinkARM.dll have been found:	
🗌 IAR Embedde	Workbench for ARM 4.40A (DLL V3.20h in "C:\Tool\C\IAR\ARM_V440A\ARM\bin")	
🗌 IAR Embedde	Workbench for ARM 4.41A (DLL V3.80c in "C:\Tool\C\IAR\ARM_V441A\ARM\bin")	
🗌 IAR Embedde	Workbench for ARM 4.42A (DLL V3.84 in "C:\Tool\C\IAR\ARM_V442A\ARM\bin")	
🗹 IAR Embedde	Workbench for ARM 4.31A (DLL V3.82 in "C:\Tool\C\IAR\ARM_V431A\ARM\bin")	
🗌 IAR Embedde	Workbench for ARM 4.30A (DLL V3.80c in "C:\Tool\C\IAR\ARM_V430A\ARM\bin")	
🗌 IAR Embedde	Workbench for ARM 5.10 (DLL V3.78d in "C:\Tool\C\IAR\ARM_V510\ARM\bin")	
🗌 IAR Embedde	Workbench for ARM 5.20 (DLL V3.85f in ''C:\Tool\C\IAR\ARM_V520_beta885\ARM\bin'')	
🗹 IAR Embedde	Workbench for ARM 5.20 (DLL V3.85j in "C:\Tool\C\IAR\ARM_V520_beta902\ARM\bin")	
🗌 IAR Embedde	Workbench for ARM 5.11 (DLL V3.78 in "C:\Tool\C\IAR\ARM_V511_BETA_607\ARM\bin")	
🗌 IAR Embedde	workbench for ARM 5.11 (DLL V3.85h in "C:\Tool\C\IAR\ARM_V511_9799\ARM\bin")	
🗹 IAR Embedde	Workbench for ARM 5.20 (DLL V3.81k in "C:\Program Files\IAR Systems\Embedded Workbench 5.0 (EWARM 5.20.X ALPHA)VARM 🖵
Select All	Select None	
001000		
elect the ones v	would like to replace by this version.	
he previous ver	n will be renamed and kept in the same folder, allowing manual "undo".	
	not replace existing DLL(s).	
rou can always p	iorm this operation at a later time via start menu.	ancel

4.5.3 Determining the version of JLinkARM.dll

To determine which version of the JLinkARM.dll you are facing, the DLL version can be viewed by right clicking the DLL in explorer and choosing Properties from the context menu. Click the Version tab to display information about the product version.

jlinkarm.dll Properties
General Version Security Summary
File version: 3.0.4.0
Description: SEGGER J-Link ARM interface DLL
Copyright: Copyright © 2004, 2005
Other version information Item name: Company Name Internal Name Language Original Filename Product Version
OK Cancel Apply

4.5.4 Determining which DLL is used by a program

To verify that the program you are working with is using the DLL you expect it to use, you can investigate which DLLs are loaded by your program with tools like Sysinternals' Process Explorer. It shows you details about the DLLs, used by your program, such as manufacturer and version.

💐 Process Explorer - Sysi	internals: www.sysinternals	s.com	
File Options View Proces	ss Find DLL Help		
🖬 😰 📰 🖺 🎫 🤞	🥴 🖆 メ 🖍 枪 🤁		
Process	PID CPU D	escription Compan	
🖃 📰 System Idle Process	0 99		
Interrupts	n/a Ha	ardware Interrupts	
DPCs	n/a De	eferred Procedu	
🕀 📰 System	8		
🖃 🖳 explorer.exe	1148 Wi	indows Explorer Microsoft	
2 procexp.exe		sinternals Proc Sysintern	
laridePM.exe	1460 IAF	R Embedded IAR Syst	
Name 🛆	Description	Company Name	Version
indicdll.dll	Keyboard Language Indicator	Shell Microsoft Corporation	5.00.2920.0000
jlinkarm.dll	SEGGER J-Link ARM interface	e DLL SEGGER Microcontrolle	r Systeme GmbH 3.00.0004.0000
Kernel.dll	IAR C-SPY Debugger Kernel	IAR Systems	4.06.0000.0000
kernel32.dll	Windows NT BASE API Client	t DLL Microsoft Corporation	5.00.2195.6688
locale.nls			
LogWindow.dll	IAR Log Window	IAR Systems	4.06.0000.0000
Iz32.dll	LZ Expand/Compress API DLI		5.00.2195.6611
MFC71.dll	MFCDLL Shared Library - Reta		7.10.3077.0000
mpr.dll	Multiple Provider Router DLL	Microsoft Corporation	5.00.2195.6611
CPU Usage: 1% Commit Ch	arge: 12.24% Processes: 34		/ 30 3077 0000

Process Explorer is - at the time of writing - a free utility which can be downloaded from *www.sysinternals.com*.

Chapter 5 Working with J-Link and J-Trace

This chapter describes functionality and how to use J-Link and J-Trace.


5.1 Connecting the target system

5.1.1 **Power-on sequence**

In general, J-Link / J-Trace should be powered on before connecting it with the target device. That means you should first connect J-Link / J-Trace with the host system via USB and then connect J-Link / J-Trace with the target device via JTAG. Power-on the device after you connected J-Link / J-Trace to it.

5.1.2 Verifying target device connection

If the USB driver is working properly and your J-Link / J-Trace is connected with the host system, you may connect J-Link / J-Trace to your target hardware. Then start JLink.exe which should now display the normal J-Link / J-Trace related information and in addition to that it should report that it found a JTAG target and the target's core ID. The screenshot below shows the output of JLink.exe. As can be seen, it reports a J-Link with one JTAG device connected.



5.1.3 Problems

If you experience problems with any of the steps described above, read the chapter *Support and FAQs* on page 197 for troubleshooting tips. If you still do not find appropriate help there and your J-Link / J-Trace is an original SEGGER product, you can contact SEGGER support via e-mail. Provide the necessary information about your target processor, board etc. and we will try to solve your problem. A checklist of the required information together with the contact information can be found in chapter *Support and FAQs* on page 197 as well.

5.2 Indicators

J-Link uses indicators (LEDs) to give the user some information about the current status of the connected J-Link. All J-Links feature the main indicator. Some newer J-Links such as the J-Link Pro / Ultra come with additional input/output Indicators. In the following, the meaning of these indicators will be explained.

5.2.1 Main indicator

For J-Links up to V7, the main indicator is single color (Green). J-Link V8 comes with a bi-color indicator (Green & Red LED), which can show multiple colors: green, red and orange.

5.2.1.1 Single color indicator (J-Link V7 and earlier)

Indicator status	Meaning
GREEN, flashing at 10 Hz	Emulator enumerates.
GREEN, flickering	Emulator is in operation. Whenever the emulator is exe- cuting a command, the LED is switched off temporarily. Flickering speed depends on target interface speed. At low interface speeds, operations typically take longer and the "OFF" periods are typically longer than at fast speeds.
GREEN, constant	Emulator has enumerated and is in Idle mode.
GREEN, switched off for 10ms once per second	J-Link heart beat. Will be activated after the emulator has been in idle mode for at least 7 seconds.
GREEN, flashing at 1 Hz	Emulator has a fatal error. This should not normally happen.

Table 5.1: J-Link single color main indicator

5.2.1.2 Bi-color indicator (J-Link V8)

Indicator status	Meaning
GREEN, flashing at 10 Hz	Emulator enumerates.
GREEN, flickering	Emulator is in operation. Whenever the emulator is exe- cuting a command, the LED is switched off temporarily. Flickering speed depends on target interface speed. At low interface speeds, operations typically take longer and the "OFF" periods are typically longer than at fast speeds.
GREEN, constant	Emulator has enumerated and is in Idle mode.
GREEN, switched off for 10ms once per second	J-Link heart beat. Will be activated after the emulator has been in idle mode for at least 7 seconds.
ORANGE	Reset is active on target.
RED, flashing at 1 Hz	Emulator has a fatal error. This should not normally happen.

Table 5.2: J-Link single color LED main color indicator

5.2.2 Input indicator

Some newer J-Links such as the J-Link Pro/Ultra come with additional input/output Indicators. The input indicator is used to give the user some information about the status of the target hardware.

5.2.2.1 Bi-color input indicator

Indicator status	Meaning
GREEN	Target voltage could be measured. Target is connected.
ORANGE	Target voltage could be measured. RESET is pulled low (active) on target side.
RED	RESET is pulled low (active) on target side. If no target is connected, reset will be also active on target side.

Table 5.3: J-Link bi-color input indicator

5.2.3 Output indicator

Some newer J-Links such as the J-Link Pro/Ultra come with additional input/output Indicators. The output indicator is used to give the user some information about the emulator-to-target connection.

5.2.3.1 Bi-color output indicator

Indicator status	Meaning
OFF	Target power supply via Pin 19 is not active.
GREEN	Target power supply via Pin 19 is active.
ORANGE	Target power supply via Pin 19 is active. Emulator pulls RESET low (active).
RED	Emulator pulls RESET low (active).


Table 5.4: J-Link bi-color output indicator

5.3 JTAG interface

By default, only one ARM device is assumed to be in the JTAG scan chain. If you have multiple devices in the scan chain, you must properly configure it. To do so, you have to specify the exact position of the ARM device that should be addressed. Configuration of the scan is done by the target application. A target application can be a debugger such as the IAR C-SPY® debugger, ARM's AXD using RDI, a flash programming application such as SEGGER's J-Flash, or any other application using J-Link / J-Trace. It is the application's responsibility to supply a way to configure the scan chain. Most applications offer a dialog box for this purpose.

5.3.1 Multiple devices in the scan chain

J-Link / J-Trace can handle multiple devices in the scan chain. This applies to hardware where multiple chips are connected to the same JTAG connector. As can be seen in the following figure, the TCK and TMS lines of all JTAG device are connected, while the TDI and TDO lines form a bus.



Currently, up to 8 devices in the scan chain are supported. One or more of these devices can be ARM cores; the other devices can be of any other type but need to comply with the JTAG standard.

5.3.1.1 Configuration

The configuration of the scan chain depends on the application used. Read *JTAG interface* on page 92 for further instructions and configuration examples.

5.3.2 Sample configuration dialog boxes

As explained before, it is responsibility of the application to allow the user to configure the scan chain. This is typically done in a dialog box; some sample dialog boxes are shown below.

SEGGER J-Flash configuration dialog

This dialog box can be found at **Options|Project** settings.

Project settings ? 🗙
General Target Interface CPU Flash Production
JTAG
JTAG speed before init JTAG speed after init C Auto selection C Auto selection C Adaptive glocking C Adaptive glocking Image: Transmission of the selection C Adaptive glocking
JTAG scan chain information
Devicename ID IRLen TD0 IRLen ID IRLen ID
TDI Add Insert Delete Edit Up Down
OK Cancel Apply

SEGGER J-Link RDI configuration dialog box

This dialog can be found under **RDI|Configure** for example in IAR Embedded Workbench®. For detailed information check the IAR Embedded Workbench user guide.

J-Link RDI Configuration ? 🗙
General Init JTAG Flash Breakpoints CPU
JTAG speed
C Adaptive glocking C 100 EHz
☐ UTAG scan chain with multiple devices
Position 0 IR len 0
0 is closest to TDI. Sum of IRLens of devices closer to TDI. IRLen of ARM chips is 4.
<u>⊻erify</u> JTAG config
OK Cancel Apply

IAR J-Link configuration dialog box

This dialog box can be found under Project | Options.

Options for node "at91:	sam7s-ek"
Category: General Options C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator Angel GDB Server IAR ROM-monitor J-Lint/J-Trace LMI FTDI Macraigor RDI Third-Party Driver	Factory Settings Setup Connection Breakpoints Communication USB Device 0 USB Device 0 ICP/IP asa.bbb.ccc.ddd Interface JTAG scan chain Interface JTAG scan chain JTAG scan chain ITAP number: 0 Scan chain contains non-ARM devices Preceeding bits: 0 Log gommunication \$TOOLKIT_DIR\$\copycomm.log
	OK Cancel

5.3.3 Determining values for scan chain configuration

When do I need to configure the scan chain?

If only one device is connected to the scan chain, the default configuration can be used. In other cases, J-Link / J-Trace may succeed in automatically recognizing the devices on the scan chain, but whether this is possible depends on the devices present on the scan chain.

How do I configure the scan chain?

2 values need to be known:


- The position of the target device in the scan chain
- The total number of bits in the instruction registers of the devices before the target device (IR len).

The position can usually be seen in the schematic; the IR len can be found in the manual supplied by the manufacturers of the others devices.

ARM7/ARM9 have an IR len of four.

Sample configurations

The diagram below shows a scan chain configuration sample with 2 devices connected to the JTAG port.



Examples

The following table shows a few sample configurations with 1,2 and 3 devices in different configurations.

Device 0 Chip(IR len)	Device 1 Chip(IR len)	Device 2 Chip(IR len)	Position	IR len
ARM(4)	-	-	0	0
ARM(4)	Xilinx(8)	-	0	0
Xilinx(8)	ARM(4)	-	1	8
Xilinx(8)	Xilinx(8)	ARM(4)	2	16

Table 5.5: Example scan chain configurations

Device 0 Chip(IR len)	Device 1 Chip(IR len)	Device 2 Chip(IR len)	Position	IR len
ARM(4)	Xilinx(8)	ARM(4)	0	0
ARM(4)	Xilinx(8)	ARM(4)	2	12
Xilinx(8)	ARM(4)	Xilinx(8)	1	8
Table F. F. France		<i>c</i> : .:		

Table 5.5: Example scan chain configurations

The target device is marked in blue.

5.3.4 JTAG Speed

There are basically three types of speed settings:

- Fixed JTAG speed
- Automatic JTAG speed
- Adaptive clocking.

These are explained below.

5.3.4.1 Fixed JTAG speed

The target is clocked at a fixed clock speed. The maximum JTAG speed the target can handle depends on the target itself. In general ARM cores without JTAG synchronization logic (such as ARM7-TDMI) can handle JTAG speeds up to the CPU speed, ARM cores with JTAG synchronization logic (such as ARM7-TDMI-S, ARM946E-S, ARM966EJ-S) can handle JTAG speeds up to 1/6 of the CPU speed.

JTAG speeds of more than 10 MHz are not recommended.

5.3.4.2 Automatic JTAG speed

Selects the maximum JTAG speed handled by the TAP controller.

Note: On ARM cores without synchronization logic, this may not work reliably, because the CPU core may be clocked slower than the maximum JTAG speed.

5.3.4.3 Adaptive clocking

If the target provides the RTCK signal, select the adaptive clocking function to synchronize the clock to the processor clock outside the core. This ensures there are no synchronization problems over the JTAG interface.

If you use the adaptive clocking feature, transmission delays, gate delays, and synchronization requirements result in a lower maximum clock frequency than with nonadaptive clocking.

5.4 SWD interface

The J-Link support ARMs Serial Wire Debug (SWD). SWD replaces the 5-pin JTAG port with a clock (SWDCLK) and a single bi-directional data pin (SWDIO), providing all the normal JTAG debug and test functionality. SWDIO and SWCLK are overlaid on the TMS and TCK pins. In order to communicate with a SWD device, J-Link sends out data on SWDIO, synchronous to the SWCLK. With every rising edge of SWCLK, one bit of data is transmitted or received on the SWDIO.

5.4.1 SWD speed

Currently only fixed SWD speed is supported by J-Link. The target is clocked at a fixed clock speed. The SWD speed which is used for target communication should not exceed **target CPU speed * 10**. The maximum SWD speed which is supported by J-Link depends on the hardware version and model of J-Link. For more information about the maximum SWD speed for each J-Link / J-Trace model, please refer to *J*-*Link / J-Trace models* on page 20.

5.4.2 SWO

Serial Wire Output (SWO) support means support for a single pin output signal from the core. The Instrumentation Trace Macrocell (ITM) and Serial Wire Output (SWO) can be used to form a Serial Wire Viewer (SWV). The Serial Wire Viewer provides a low cost method of obtaining information from inside the MCU.

Usually it should not be necessary to configure the SWO speed because this is usually done by the debugger.

5.4.2.1 Max. SWO speeds

The supported SWO speeds depend on the connected emulator. They can be retrieved from the emulator. Currently, the following are supported:

Emulator	Speed formula	Resulting max. speed
J-Link V6	6MHz/n, n >= 12	500kHz
J-Link V7/V8	6MHz/n, n >= 1	6MHz
J-Link Pro	6MHz/n, n >= 1	6MHz

Table 5.6: J-Link supported SWO input speeds

5.4.2.2 Configuring SWO speeds

The max. SWO speed in practice is the max. speed which both, target and J-Link can handle. J-Link can handle the frequencies described in *SWO* on page 97 whereas the max. deviation between the target and the J-Link speed is about 3%.

The computation of possible SWO speeds is typically done in the debugger. The SWO output speed of the CPU is determined by TRACECLKIN, which is normally the same as the CPU clock.

Example1

Target CPU running at 72 MHz. n is be between 1 and 8192.

Possible SWO output speeds are:

72MHz, 36MHz, 24MHz, ...

J-Link V7: Supported SWO input speeds are: 6MHz / n, n>= 1:

6MHz, 3MHz, 2MHz, 1.5MHz, ...

Permitted	combinations	are:

SWO output	SWO input	Deviation percent
6MHz, n = 12	6MHz, n = 1	0
3MHz, n = 24	3MHz, n = 2	0
		<= 3
2MHz, n = 36	2MHz, n = 3	0

Table 5.7: Permitted SWO speed combinations

Example 2

Target CPU running at 10 MHz.

Possible SWO output speeds are:

10MHz, 5MHz, 3.33MHz, ...

J-Link V7: Supported SWO input speeds are: 6MHz / n, n>= 1:

6MHz, 3MHz, 2MHz, 1.5MHz, ...

Permitted combinations are:

SWO output	SWO input	Deviation percent
2MHz, n = 5	2MHz, n = 3	0
1MHz, n = 10	1MHz, n = 6	0
769kHz, n = 13	750kHz, n = 8	2.53
	•••	•••

Table 5.8: Permitted SWO speed combinations


5.5 Multi-core debugging

J-Link / J-Trace is able to debug multiple cores on one target system connected to the same scan chain. Configuring and using this feature is described in this section.

5.5.1 How multi-core debugging works

Multi-core debugging requires multiple debuggers or multiple instances of the same debugger. Two or more debuggers can use the same J-Link / J-Trace simultaneously. Configuring a debugger to work with a core in a multi-core environment does not require special settings. All that is required is proper setup of the scan chain for each debugger. This enables J-Link / J-Trace to debug more than one core on a target at the same time.

The following figure shows a host, debugging two ARM cores with two instances of the same debugger.



Both debuggers share the same physical connection. The core to debug is selected through the JTAG-settings as described below.

5.5.2 Using multi-core debugging in detail

- 1. Connect your target to J-Link / J-Trace.
- 2. Start your debugger, for example IAR Embedded Workbench for ARM.
- 3. Choose Project Options and configure your scan chain. The picture below shows the configuration for the first ARM core on your target.

Dptions for node "BTL_	AT91_¥430"	×
Category: General Options C/C++ Compiler Assembler Custom Build Build Actions Linker Debugger Simulator Angel IAR ROM-monitor J-Link Macraigor RDI Third-Party Driver	Factory Settings Setup Connection © USB USB ① ICP/IP aaa.bbb.ccc.ddd JTAG scan chain JTAG scan chain with multiple targets TAP number: 0 □ Scan chain contains non-ARM devices Preceeding bits: 0	
	\$TOOLKIT_DIR\$\cspycomm.log	

- 4. Start debugging the first core.
- 5. Start another debugger, for example another instance of IAR Embedded Workbench for ARM.

6. Choose Project | Options and configure your second scan chain. The following dialog box shows the configuration for the second ARM core on your target.

Assembler Communication Custom Build USB Build Actions ICP/IP Linker ICP/IP Debugger JTAG scan chain Simulator JTAG scan chain Angel IAR ROM-monitor J-Link Image: Im	es
--	----

7. Start debugging your second core.

Example:

Core #1	Core #2	Core #3	TAP number debugger #1	TAP number debugger #2
ARM7TDMI	ARM7TDMI-S	ARM7TDMI	0	1
ARM7TDMI	ARM7TDMI	ARM7TDMI	0	2
ARM7TDM I-S	ARM7TDMI-S	ARM7TDMI-S	1	2

Table 5.9: Multicore debugging

Cores to debug are marked in blue.

5.5.3 Things you should be aware of

Multi-core debugging is more difficult than single-core debugging. You should be aware of the pitfalls related to JTAG speed and resetting the target.

5.5.3.1 JTAG speed

Each core has its own maximum JTAG speed. The maximum JTAG speed of all cores in the same chain is the minimum of the maximum JTAG speeds.

For example:

Core #1: 2MHz maximum JTAG speed

Core #2: 4MHz maximum JTAG speed

Scan chain: 2MHz maximum JTAG speed

5.5.3.2 Resetting the target

All cores share the same RESET line. You should be aware that resetting one core through the RESET line means resetting all cores which have their RESET pins connected to the RESET line on the target.

5.6 Connecting multiple J-Links / J-Traces to your PC

You can connect up to 4 J-Links / J-Traces to your PC. In this case, all J-Links / J-Traces must have different USB-addresses. The default USB-address is 0.

In order to do this, 3 J-Links / J-Traces must be configured as described below. Every J-Link / J-Trace need its own J-Link USB driver which can be downloaded from *www.segger.com*.

This feature is supported by J-Link Rev. 5.0 and up and by J-Trace.


5.6.1 How does it work?

USB devices are identified by the OS by their product id, vendor id and serial number. The serial number reported by J-Links / J-Traces is always the same. The product id depends on the configured USB-address.

- The vendor id (VID) representing SEGGER is always 1366
- The product id (PID) for J-Link / J-Trace #1 is 101
- The product id (PID) for J-Link / J-Trace #2 is 102 and so on.


A different PID means that J-Link / J-Trace is identified as a different device, requiring a new driver. The driver for a new J-Link device will be installed automatically.

The sketch below shows a host, running two application programs. Each application communicates with one ARM core via a separate J-Link.



5.6.2 Configuring multiple J-Links / J-Traces

- 8. Start JLink.exe to view your hardware version. Your J-Link needs to be V5.0 or up to continue. For J-Trace the Version does not matter.
- 9. Type usbaddr = 1 to set the J-Link / J-Trace #1.



- 10. Unplug J-Link / J-Trace and then plug it back in.
- 11. The system will recognize and automatically install a new J-Link / J-Trace.




12. you can verify the driver installation by consulting the Windows device manager. If the driver is installed and your J-Link / J-Trace is connected to your computer, the device manager should list the J-Link USB drivers as a node below "Universal Serial Bus controllers" as shown in the following screenshot:

Device Manager	
Action View $ \leftarrow \rightarrow \cong \mathbb{I}$ $ \cong \cong \mathbb{S}$	
- 时 VMware Virtual Ethernet Adapter for VMnet1	
🎒 VMware Virtual Ethernet Adapter for VMnet2	
- 🌌 VMware Virtual Ethernet Adapter for VMnet3	
- 🎒 VMware Virtual Ethernet Adapter for VMnet8	
🗄 – 🝠 Ports (COM & LPT)	
🗄 🏀 SCSI and RAID controllers	
± -4 Sound, video and game controllers	
🗄 🖮 🗇 Storage volumes	
🗄 🖳 System devices	
🖻 🚔 Universal Serial Bus controllers	
🖙 🕰 Generic USB Hub	
🕰 Intel(R) 82801EB USB Universal Host Controller - 24D2	
🙀 Intel(R) 82801EB USB Universal Host Controller - 24D4	
🖙 🚔 Intel(R) 82801EB USB Universal Host Controller - 24D7	
🖙 🙀 Intel(R) 82801EB USB Universal Host Controller - 24DE	
- 🚔 Intel(R) 82801EB USB2 Enhanced Host Controller - 24DD	
ਾਵੇਂ J-Link driver	
ାଙ୍କୁ USB 2.0 Root Hub	
🚭 USB Mass Storage Device	
ାଙ୍କୁ USB Root Hub	
ିଙ୍କୁ USB Root Hub	ĺ

5.6.3 Connecting to a J-Link / J-Trace with non default USB-Address

Restart JLink.exe and type usb 1 to connect to J-Link / J-Trace #1.




You may connect other J-Links / J-Traces to your PC and connect to them as well. To connect to an unconfigured J-Link / J-Trace (with default address "0"), restart JLink.exe or type usb 0.

5.7 J-Link control panel

Since software version V3.86 J-Link the J-Link control panel window allows the user to monitor the J-Link status and the target status information in real-time. It also allows the user to configure the use of some J-Link features such as flash download, flash breakpoints and ARM instruction set simulation. The J-Link control panel window can be accessed via the J-Link tray icon in the tray icon list. This icon is available when the debug session is started.

🚅 <mark>...</mark> 13:35

To open the status window, simply click on the tray icon.



5.7.1 Tabs

The J-Link status window supports different features which are grouped in tabs. The organization of each tab and the functionality which is behind these groups will be explained in this section

5.7.1.1 General

In the **General** section, general information about J-Link and the target hardware are shown. Moreover the following general settings can be configured:

- **Show tray icon**: If this checkbox is disabled the tray icon will not show from the next time the DLL is loaded.
- **Start minimized**: If this checkbox is disabled the J-Link status window will show up automatically each time the DLL is loaded.
- **Always on top**: if this checkbox is enabled the J-Link status window is always visible even if other windows will be opened.

The general information about target hardware and J-Link which are shown in this section, are:

- **Process**: Shows the path of the file which loaded the DLL.
- **J-Link**: Shows OEM of the connected J-Link, the hardware version and the Serial number. If no J-Link is connected it shows "not connected" and the color indicator is red.
- **Target interface**: Shows the selected target interface (JTAG/SWD) and the current JTAG speed. The target current is also shown. (Only visible if J-Link is connected)
- Endian: Shows the target endianess (Only visible if J-Link is connected)
- Device: Shows the selected device for the current debug session.
- License: Opens the J-Link license manager.
- About: Opens the about dialog.

5.7.1.2 Settings

In the **Settings** section project- and debug-specific settings can be set. It allows the configuration of the use of flash download and flash breakpoints and some other target specific settings which will be explained in this topic. Settings are saved in the configuration file. This configuration file needs to be set by the debugger. If the debugger does not set it, settings can not be saved. All settings can only the changed by the user himself. All settings which are modified during the debug session have to be saved by pressing **Save settings**, otherwise they are lost when the debug session is closed.

Section: Flash download

In this section, settings for the use of the J-Link ARM FlashDL feature and related settings can be configured. When a license for J-Link ARM FlashDL is found, the color indicator is green and "License found" appears right to the J-Link ARM FlashDL usage settings.

Flash download		
	License found	
<u>O O</u> n	Skip download on CRC match	
O Off	Verify download	
Enabled, 10272 bytes downloaded		

- Auto: This is the default setting of J-Link ARM FlashDL usage. If a license is found J-Link ARM FlashDL is enabled. Otherwise J-Link ARM FlashDL will be disabled internally.
- **On:** Enables the J-Link ARM FlashDL feature. If no license has been found an error message appears.
- Off: Disables the J-Link ARM FlashDL feature.
- Skip download on CRC match: J-Link checks the CRC of the flash content to determine if the current application has already been downloaded to the flash. If a CRC match occurs, the flash download is not necessary and skipped. (Only available if J-Link ARM FlashDL usage is configured as **Auto** or **On**)
- Verify download: If this checkbox is enabled J-Link verifies the flash content after the download. (Only available if J-Link ARM FlashDL usage is configured as Auto or On)

Section: Flash breakpoints:

In this section, settings for the use of the FlashBP feature and related settings can be configured. When a license for FlashBP is found, the color indicator is green and "License found" appears right to the FlashBP usage settings.

Flash break	<pre>kpoints</pre>
	License found
<u>С 0</u> п	Show info window during
⊂ O <u>f</u> f	program
Enabled	

- Auto: This is the default setting of FlashBP usage. If a license has been found the FlashBP feature will be enabled. Otherwise FlashBP will be disabled internally.
- **On**: Enables the FlashBP feature. If no license has been found an error message appears.
- **Off:** Disables the FlashBP feature.
- **Show window during program**: When this checkbox is enabled the "Programming flash" window is shown when flash is re-programmed in order to set/clear flash breakpoints.

Flash download and flash breakpoints independent settings

These settings do not belong to the J-Link flash download and flash breakpoints settings section. They can be configured without any license needed.

🛃 SEGGER - Control panel 📃 🔍 🗙
General Settings Breakpoints Log CPU Regs Target Power SWV Device Emulator M · · · · Log file CVUInk.log Clear Clear Clear Settings file Override Settings file Override Override Override Override Override Not specified Override Override Override Override Override
Flash download Flash breakpoints Iconse found Iconse found Iconse found Iconse found
Override device selection Allow caching of flash contents (On) Allow instruction set simulation Override memory map Modify breakpoints during execution Allow
Ready JLINKARM_GetSpeed (Done) 1,208 sec. in 32 calls

- **Log file:** Shows the path where the J-Link log file is placed. It is possible to override the selection manually by enabling the Override checkbox. If the Override checkbox is enabled a button appears which let the user choose the new location of the log file.
- **Settings file**: Shows the path where the configuration file is placed. This configuration file contains all the settings which can be configured in the **Settings** tab.
- **Override device selection**: If this checkbox is enabled, a dropdown list appears, which allows the user to set a device manually. This especially makes sense when J-Link can not identify the device name given by the debugger or if a particular device is not yet known to the debugger, but to the J-Link software.
- Allow caching of flash contents: If this checkbox is enabled, the flash contents are cached by J-Link to avoid reading data twice. This speeds up the transfer between debugger and target.
- Allow instruction set simulation: If this checkbox is enabled, ARM instructions will be simulated as far as possible. This speeds up single stepping, especially when FlashBPs are used.
- **Save settings**: When this button is pushed, the current settings in the **Settings** tab will be saved in a configuration file. This file is created by J-Link and will be created for each project and each project configuration (e.g. Debug_RAM, Debug_Flash). If no settings file is given, this button is not visible.
- **Modify breakpoints during execution:** This dropdown box allows the user to change the behavior of the DLL when setting breakpoints if the CPU is running. The following options are available:

Allow: Allows settings breakpoints while the CPU is running. If the CPU needs to be halted in order to set the breakpoint, the DLL halts the CPU, sets the breakpoints and restarts the CPU.

Allow if CPU does not need to be halted: Allows setting breakpoints while the CPU is running, if it does not need to be halted in order to set the breakpoint. If the CPU has to be halted the breakpoint is not set.

Ask user if CPU needs to be halted: If the user tries to set a breakpoint while the CPU is running and the CPU needs to be halted in order to set the breakpoint, the user is asked if the breakpoint should be set. If the breakpoint can be set without halting the CPU, the breakpoint is set without explicitly confirmation by the user.

Do not allow: It is not allowed to set breakpoints while the CPU is running.

5.7.1.3 Break/Watch

In the Break/Watch section all breakpoints and watchpoints which are in the DLL internal breakpoint and watchpoint list are shown.

_	akpoints:		[-
#	Handle	Address	Mode	Permission	Implementation	
1		0x0800011C	Unknown	Any	Flash - TBC	
2		0x08000128	Unknown	Any	Flash - TBC	
3		0x08000124	Unknown	Any	Flash - TBC	
4		0x0800013A	Unknown	Any	Flash - TBC	
5		0x08000150	Unknown	Any	Flash - TBC	
6		0x0800016A	Unknown	Any	Flash - TBC	
Vat	chpoints:					
#	Handle	Address		Data	Access	
1	0x8000000*	0x08000120		0x00001000	Write, 16-bit	
/ecl	tor catch:					
#	Vector					
				1		-

Section: Code

Lists all breakpoints which are in the DLL internal breakpoint list are shown.

- Handle: Shows the handle of the breakpoint.
- Address: Shows the address where the breakpoint is set.
- **Mode**: Describes the breakpoint type (ARM/THUMB)
- **Permission**: Describes the breakpoint implementation flags.
- **Implementation**: Describes the breakpoint implementation type. The breakpoint types are: RAM, Flash, Hard. An additional TBC (to be cleared) or TBS (to be set) gives information about if the breakpoint is (still) written to the target or if it's just in the breakpoint list to be written/cleared.

Note: It is possible for the debugger to bypass the breakpoint functionality of the J-Link software by writing to the debug registers directly. This means for ARM7/ ARM9 cores write accesses to the ICE registers, for Cortex-M3 devices write accesses to the memory mapped flash breakpoint registers and in general simple write accesses for software breakpoints (if the program is located in RAM). In these cases, the J-Link software can not determine the breakpoints set and the list is empty.

Section: Data

In this section, all data breakpoints which are listed in the DLL internal breakpoint list are shown.

- Handle: Shows the handle of the data breakpoint.
- Address: Shows the address where the data breakpoint is set.
- AddrMask: Specifies which bits of Address are disregarded during the comparison for a data breakpoint match. (A 1 in the mask means: disregard this bit)
- **Data**: Shows on which data to be monitored at the address where the data breakpoint is set.
- Data Mask: Specifies which bits of Data are disregarded during the comparison
- for a data breakpoint match. (A 1 in the mask means: disregard this bit)
- **Ctrl**: Specifies the access type of the data breakpoint (read/write).
- **CtrlMask**: Specifies which bits of Ctrl are disregarded during the comparison for a data breakpoint match.

5.7.1.4 Log

In this section the log output of the DLL is shown. The user can determine which function calls should be shown in the log window.

Available function calls to log: Register read/write, Memory read/write, set/clear breakpoint, step, go, halt, is halted.

J-Link ARM
General Settings Break/Watch Log CPU Regs Target Power SWV Register write Memory write V BP set V Step Halt Register read Memory read V BP clear Go IsHalted Clear log J-Link ARM U3.851 (Deta) DLL Log3 Log3(n) Started # 2008-06-27 15:00
T0300 628:560 JLINKART_GolnTLis() T0300 630:965 JLINKART_GolnTLis() T0300 630:965 JLINKART_GolnTLis() T0300 630:965 JLINKART_GolnTLis() T0300 631:851 JLINKART_GolnTLis() T0300 631:851 JLINKART_StePEr(Nddr = 0x00000008; Type = 0xFFFFFFF1) T0300 631:853 JLINKART_StePEr(Nddr = 0x00000008; Type = 0xFFFFFFF1) T0450 630:455 JLINKART_GolnTLis() T0450 630:455 JLINKART_GolnTLis() T0450 630:455 JLINKART_GolnTLis() T0450 630:475 JLINKART_GolnTLis() T0450 650:471 JLINKART_StePEx(Nddr = 0x00100FB8, Type = 0xFFFFFFF1) T0450 650:475 JLINKART_GolnTLis() T0450 650:475 JLINK
T0300 644:555 JLINKART_Set8PEx(Addr = 0x00100FB8, Type = 0xFFFFFFF1) T0650 652:472 JLINKART_Set01 T0650 652:472 JLINKART_Set01 T0500 653:255 JLINKART_Set8PEx(Addr = 0x00100FD8, Type = 0xFFFFFFF1) T0500 653:255 JLINKART_Set8PEx(Addr = 0x00100FD8, Type = 0xFFFFFFF1)
Ready

5.7.1.5 CPU Regs

In this section the name and the value of the CPU registers are shown.

ieneral 9	Settings∫ Break AV at	ch Log CPU Regs	Target Power 9	wv]	
Index	Name	Value	State		
0	RO	0x0010269C			
1	B1	0x00000050			
2	R2	0x00000010			
3	R3	0x00000003			
4	B4	0x00201100			
5	R5	0x00000000			
6	R6	0x00000000			
7	B7	0x00000000			
8	CPSR	0x80000053			
9	R15 (PC)	0x00100FB8			
10	R8_USR	0x00000000			
11	R9_USR	0x00000000			
12	R10_USR	0x00000000			
13	R11_USR	0x00000000			
14	R12_USR	0x00000002			
15	R13_USR	0x00000000			
16	R14_USR	0x00000000			•
ady					

5.7.1.6 Target Power

In this section currently just the power consumption of the target hardware is shown.

J-Link ARM		
General Setting	gs Break/Watch Log CPU Regs Target Power	SWV Device MemMap
Current statu: C Power gr C Power dit	sabled example of the second	
Ready	JLINKARM_ExecCommand (Done)	0.008 sec. in 20 calls

5.7.1.7 SWV

In this section SWV information are shown.

J-Link ARM	
General Settings Break/Watch Log CPU Reg	gs Target Power SWV
Status UART encoding, 19200 bps	Host buffer 4 MB
Bytes in buffer 0 bytes	Emulator buffer 4 KB
Bytes transferred 23570 bytes	
Refresh counter 1522	
Ready	

- **Status**: Shows the encoding and the baudrate of the SWV data received by the target (Manchester/UART, currently J-Link only supports UART encoding).
- Bytes in buffer: Shows how many bytes are in the DLL SWV data buffer.
- **Bytes transferred**: Shows how many bytes have been transferred via SWV, since the debug session has been started.
- **Refresh counter**: Shows how often the SWV information in this section has been updated since the debug session has been started.
- **Host buffer**: Shows the reserved buffer size for SWV data, on the host side.
- **Emulator buffer**: Shows the reserved buffer size for SWV data, on the emulator side.

5.8 Reset strategies

J-Link / J-Trace supports different reset strategies. This is necessary because there is no single way of resetting and halting an ARM core before it starts to execute instructions. For example reset strategies which use the reset pin can not succeed on targets where the reset pin of the CPU is not connected to the reset pin of the JTAG connector. Reset strategy 0 is always the recommended one because it has been adapted to work on every target even if the reset pin (Pin 15) is not connected.

What is the problem if the core executes some instructions after RESET?

The instructions executed can cause various problems. Some cores can be completely "confused", which means they can not be switched into debug mode (CPU can not be halted). In other cases, the CPU may already have initialized some hardware components, causing unexpected interrupts or worse, the hardware may have been initialized with illegal values. In some of these cases, such as illegal PLL settings, the CPU may be operated beyond specification, possibly locking the CPU.

5.8.1 Strategies for ARM 7/9 devices

5.8.1.1 Type 0: Hardware, halt after reset (normal)

The hardware reset pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted. The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted.

Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release. If a pause has been specified, J-Link waits for the specified time before trying to halt the CPU. This can be useful if a bootloader which resides in flash or ROM needs to be started after reset.

This reset strategy is typically used if nRESET and nTRST are coupled. If nRESET and nTRST are coupled, either on the board or the CPU itself, reset clears the breakpoint, which means that the CPU can not be stopped after reset with the BP@0 reset strategy.

5.8.1.2 Type 1: Hardware, halt with BP@0

The hardware reset pin is used to reset the CPU. Before doing so, the ICE breaker is programmed to halt program execution at address 0; effectively, a breakpoint is set at address 0. If this strategy works, the CPU is actually halted before executing a single instruction.

This reset strategy does not work on all systems for two reasons:

- If nRESET and nTRST are coupled, either on the board or the CPU itself, reset clears the breakpoint, which means the CPU is not stopped after reset.
- Some MCUs contain a bootloader program (sometimes called kernel), which needs to be executed to enable JTAG access.

5.8.1.3 Type 2: Software, for Analog Devices ADuC7xxx MCUs

This reset strategy is a software strategy. The CPU is halted and performs a sequence which causes a peripheral reset. The following sequence is executed:

- The CPU is halted
- A software reset sequence is downloaded to RAM
- A breakpoint at address 0 is set
- The software reset sequence is executed.

This sequence performs a reset of CPU and peripherals and halts the CPU before executing instructions of the user program. It is the recommended reset sequence for Analog Devices ADuC7xxx MCUs and works with these chips only.

5.8.1.4 Type 3: No reset

No reset is performed. Nothing happens.

5.8.1.5 Type 4: Hardware, halt with WP

The hardware RESET pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU using a watchpoint. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted.

The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted. Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release

5.8.1.6 Type 5: Hardware, halt with DBGRQ

The hardware RESET pin is used to reset the CPU. After reset release, J-Link continuously tries to halt the CPU using the DBGRQ. This typically halts the CPU shortly after reset release; the CPU can in most systems execute some instructions before it is halted.

The number of instructions executed depends primarily on the JTAG speed: the higher the JTAG speed, the faster the CPU can be halted. Some CPUs can actually be halted before executing any instruction, because the start of the CPU is delayed after reset release.

5.8.1.7 Type 6: Software

This reset strategy is only a software reset. "Software reset" means basically no reset, just changing the CPU registers such as PC and CPSR. This reset strategy sets the CPU registers to their after-Reset values:

- PC = 0
- CPSR = 0xD3 (Supervisor mode, ARM, IRQ / FIQ disabled)
- All SPSR registers = 0x10
- All other registers (which are unpredictable after reset) are set to 0.
- The hardware RESET pin is not affected.

5.8.1.8 Type 7: Reserved

Reserved reset type.

5.8.1.9 Type 8: Software, for ATMEL AT91SAM7 MCUs

The reset pin of the device is disabled by default. This means that the reset strategies which rely on the reset pin (low pulse on reset) do not work by default. For this reason a special reset strategy has been made available.

It is recommended to use this reset strategy. This special reset strategy resets the peripherals by writing to the RSTC_CR register. Resetting the peripherals puts all peripherals in the defined reset state. This includes memory mapping register, which means that after reset flash is mapped to address 0. It is also possible to achieve the same effect by writing 0x4 to the RSTC_CR register located at address 0xffffd00.

5.8.1.10 Type 9: Hardware, for NXP LPC MCUs

After reset a bootloader is mapped at address 0 on ARM 7 LPC devices. This reset strategy performs a reset via reset strategy Type 1 in order to reset the CPU. It also ensures that flash is mapped to address 0 by writing the MEMMAP register of the LPC. This reset strategy is the recommended one for all ARM 7 LPC devices.

5.8.2 Strategies for Cortex-M devices

J-Link supports different specific reset strategies for the Cortex-M cores. All of the following reset strategies are available in JTAG and in SWD mode. All of them halt the CPU after the reset.

5.8.2.1 Type 0: Normal

This is the default strategy. It works well for most Cortex-M devices. J-Link tries to reset both, core and peripherals by setting the SYSRESETREQ & VECTRESET bits in the AIRCR. The VC_CORERESET bit is used to halt the CPU before it executes a single instruction.

On devices that are known to have a bootloader, this bootloader is started after the core & peripherals have been reset and stopped before trying to start the application program, thus ensuring that the bootloader (which may perform important initialisations) has a chance to do so.

This type of RESET can fail:

One reason is that the CPU is in power down state. In this case, the reset pin is used to reset the device. If this fails as well, then Connect-under-Reset is executed.

Other reasons why the initial reset may not work are typically shortcomings in the silicon (sometimes only in Beta silicon). Some of these reasons are:

- Watchdog continues to run when CPU is halted
- SYSRESETREQ also reset debug unit

5.8.2.2 Type 1: Core

Only the core is reset via the VECTRESET bit. The peripherals are not affected. After setting the VECTRESET bit, J-Link waits for the S_RESET_ST bit in the Debug Halting Control and Status Register (DHCSR) to first become high and then low afterwards. The CPU does not start execution of the program because J-Link sets the VC_CORERESET bit before reset, which causes the CPU to halt before execution of the first instruction.

5.8.2.3 Type 2: ResetPin

J-Link pulls its RESET pin low to reset the core and the peripherals. This normally causes the CPU RESET pin of the target device to go low as well, resulting in a reset of both CPU and peripherals. This reset strategy will fail if the RESET pin of the target device is not pulled low. The CPU does not start execution of the program because J-Link sets the VC_CORERESET bit before reset, which causes the CPU to halt before execution of the first instruction.

5.8.2.4 Type 3: Connect under Reset

J-Link connects to the target while keeping Reset active (reset is pulled low and remains low while connecting to the target). This is the recommended reset strategy for STM32 devices. This reset strategy has been designed for the case that communication with the core is not possible in normal mode so the VC_CORERESET bit can not be set in order to guarantee that the core is halted immediately after reset.

5.8.2.5 Type 4: Reset core & peripherals, halt after bootloader

Same as type 0, but bootloader is always executed. This reset strategy has been designed for MCUs/CPUs which have a bootloader located in ROM which needs to run at first, after reset (since it might initialize some target settings to their reset state). When using this reset strategy, J-Link will let the bootloader run after reset and halts the target immediately after the bootloader and before the target application is started. This is the recommended reset strategy for LPC11xx and LPC13xx devices where a bootloader should execute after reset to put the chip into the "real" reset state.

5.8.2.6 Type 5: Reset core & peripherals, halt before bootloader

Same as Type 0, but bootloader is never executed. Not normally used, except in situations where the bootloader needs to be debugged.

5.8.2.7 Type 6: Reset for Freescale Kinetis devices

Performs a via reset strategy 0 (normal) first in order to reset the core & peripherals and halt the CPU immediately after reset. After the CPU is halted, the watchdog is disabled, since the watchdog is running after reset by default and if the target application does not feed the watchdog, J-Link loses connection to the device since it is reset permanently.

5.8.2.8 Type 7: Reset for Analog Devices CPUs (ADI Halt after kernel)

Performs a reset of the core and peripherals by setting the SYSRESETREQ bit in the AIRCR. The core is allowed to perform the ADI kernel (which enables the debug interface) but the core is halted before the first instruction after the kernel is executed in order to guarantee that no user application code is performed after reset.

Type 8: Reset core and peripherals

J-Link tries to reset both, core and peripherals by setting the SYSRESETREQ bit in the AIRCR. The VC_CORERESET bit is used to halt the CPU before it executes a single instruction.

5.8.2.9 Type 9: Reset for LPC1200 devices

On the NXP LPC1200 devices the watchdog is enabled after reset and not disabled by the bootloader, if a valid application is in the flash memory. Moreover, the watchdog keeps counting if the CPU is in debug mode. When using this reset strategy, J-Link performs a reset of the CPU and peripherals, using the SYSRESETREQ bit in the AIRCR and halts the CPU after the bootloader has been performed and before the first instruction of the user code is executed. Then the watchdog of the LPC1200 device is disabled. This reset strategy is only guaranteed to work on "modern" J-Links (J-Link V8, J-Link Pro, J-Link Ultra, J-Trace for Cortex-M, J-Link Lite) and if a SWD speed of min. 1 MHz is used. This reset strategy should also work for J-Links with hardware version 6, but it can not be guaranteed that these J-Links are always fast enough in disabling the watchdog.

5.9 Using DCC for memory access

The ARM7/9 architecture requires cooperation of the CPU to access memory when the CPU is running (not in debug mode). This means that memory can not normally be accessed while the CPU is executing the application program. The normal way to read or write memory is to halt the CPU (put it into debug mode) before accessing memory. Even if the CPU is restarted after the memory access, the real time behavior is significantly affected; halting and restarting the CPU costs typically multiple milliseconds. For this reason, most debuggers do not even allow memory access if the CPU is running.

Fortunately, there is one other option: DCC (Direct communication channel) can be used to communicate with the CPU while it is executing the application program. All that is required is that the application program calls a DCC handler from time to time. This DCC handler typically requires less than 1 μ s per call.

The DCC handler, as well as the optional DCC abort handler, is part of the J-Link software package and can be found in the $Samples \ DCC \ IAR$ directory of the package.

5.9.1 What is required?

- An application program on the host (typically a debugger) that uses DCC
- A target application program that regularly calls the DCC handler
- The supplied abort handler should be installed (optional)

An application program that uses DCC is ${\tt JLink.exe}.$

5.9.2 Target DCC handler

The target DCC handler is a simple C-file taking care of the communication. The function DCC_Process() needs to be called regularly from the application program or from an interrupt handler. If a RTOS is used, a good place to call the DCC handler is from the timer tick interrupt. In general, the more often the DCC handler is called, the faster memory can be accessed. On most devices, it is also possible to let the DCC generate an interrupt which can be used to call the DCC handler.

5.9.3 Target DCC abort handler

An optional DCC abort handler (a simple assembly file) can be included in the application. The DCC abort handler allows data aborts caused by memory reads/writes via DCC to be handled gracefully. If the data abort has been caused by the DCC communication, it returns to the instruction right after the one causing the abort, allowing the application program to continue to run. In addition to that, it allows the host to detect if a data abort occurred.

In order to use the DCC abort handler, 3 things need to be done:

- Place a branch to DCC_Abort at address 0x10 ("vector" used for data aborts)
- Initialize the Abort-mode stack pointer to an area of at least 8 bytes of stack memory required by the handler
- Add the DCC abort handler assembly file to the application

5.10 J-Link script files

In some situations it it necessary to customize some actions performed by J-Link. In most cases it is the connection sequence and/or the way in which a reset is performed by J-Link, since some custom hardware needs some special handling which can not be integrated into the generic part of the J-Link software. J-Link script files are written in C-like syntax in order to have an easy start to learning how to write J-Link script files. The script file syntax does support most statements (if-else, while, declaration of variables, ...) which are allowed in C, but not all of them. Moverover, there are some statements that are script file specific. The script file allows maximum flexibility, so almost any target initialization which is necessary, can be supported.

5.10.1 Actions that can be customized

The script file support allows customizing of different actions performed by J-Link. If an generic-implemented action is replaced by an action defined in a scriptfile depends on if the corresponding function is present in the scriptfile. In the following all J-Link actions which can be customized using a script file, are listed and explained.

5.10.1.1 ResetTarget()

Decsription

If present, it replaces the reset strategy performed by the DLL when issuing a reset.

Prototype

void ResetTarget(void);

5.10.1.2 InitEMU()

Decsription

If present, it allows configuration of the emulator prior to starting target communication. Currently this function is only used to configure if the target which is connected to J-Link has an ETB or not. For more information how to configure the existence of an ETB, please refer to *Global DLL variables* on page 120.

Prototype

void InitEMU(void);

5.10.1.3 InitTarget()

Decsription

If present, it can replace the auto-detection capability of J-Link. Some targets can not be auto-detected by J-Link since some special target initialization is necessary before communication with the core is possible. Moreover, J-Link uses a TAP reset to get the JTAG IDs of the devices in the JTAG chain. On some targets this disables access to the core.

Prototype

void InitTarget(void);

5.10.2 Script file API functions

In the following, the API functions which can be used in a script file to communicate with the DLL are explained.

118

5.10.2.1 MessageBox()

Description

Outputs a string in a message box.

Prototype

___api___ int MessageBox(const char * sMsg);

5.10.2.2 MessageBox1()

Description

Outputs a constant character string in a message box. In addition to that, a given value (can be a constant value, the return value of a function or the a variable) is added, right behind the string.

Prototype

__api__ int MessageBox1(const char * sMsg, int v);

5.10.2.3 Report()

Description

Outputs a string on stdio.

Prototype

___api___ int Report(const char * sMsg);

5.10.2.4 JTAG_SetDeviceId()

Description

Sets the JTAG Id of a specified device, in the JTAG chain. The index of the device depends on its position in the JTAG chain. The device closest to TDO has index 0. The Id is used by the DLL to recognize the device.

Before calling this function, please make sure that the JTAG chain has been configured correctly by setting the appropriate global DLL variables. For more information about the known global DLL variables, please refer to *Global DLL variables* on page 120.

Prototype

___api___ int JTAG_SetDeviceId(int DeviceIndex, unsigned int Id);

5.10.2.5 JTAG_GetDeviceId()

Description

Retrieves the JTAG Id of a specified device, in the JTAG chain. The index of the device depends on its position in the JTAG chain. The device closest to TDO has index 0.

Prototype

___api___ int JTAG_GetDeviceId(int DeviceIndex);

5.10.2.6 JTAG_WriteIR()

Description

Writes a JTAG instruction.

Before calling this function, please make sure that the JTAG chain has been configured correctly by setting the appropriate global DLL variables. For more information about the known global DLL variables, please refer to *Global DLL variables* on page 120. ___api___ int JTAG_WriteIR(unsigned int Cmd);

5.10.2.7 JTAG_StoreIR()

Description

Stores a JTAG instruction in the DLL JTAG buffer.

Before calling this function, please make sure that the JTAG chain has been configured correctly by setting the appropriate global DLL variables. For more information about the known global DLL variables, please refer to *Global DLL variables* on page 120.

Prototype

___api___ int JTAG_StoreIR(unsigned int Cmd);

5.10.2.8 JTAG_WriteDR()

Description

Writes JTAG data.

Before calling this function, please make sure that the JTAG chain has been configured correctly by setting the appropriate global DLL variables. For more information about the known global DLL variables, please refer to *Global DLL variables* on page 120.

Prototype

___api___ int JTAG_WriteDR(unsigned ___int64 tdi, int NumBits);

5.10.2.9 JTAG_StoreDR()

Description

Stores JTAG data in the DLL JTAG buffer.

Before calling this function, please make sure that the JTAG chain has been configured correctly by setting the appropriate global DLL variables. For more information about the known global DLL variables, please refer to *Global DLL variables* on page 120.

Prototype

___api___ int JTAG_StoreDR(unsigned ___int64 tdi, int NumBits);

5.10.2.10JTAG_Write()

Description

Writes a JTAG sequence (max. 64 bits per pin).

Prototype

```
__api__ int JTAG_Write(unsigned __int64 tms, unsigned __int64 tdi, int NumBits);
```

5.10.2.11JTAG_Store()

Description

Stores a JTAG seuqnece (max. 64 bits per pin) in the DLL JTAG buffer.

Prototype

__api__ int JTAG_Store(unsigned __int64 tms, unsigned __int64 tdi, int NumBits);

5.10.2.12JTAG_GetU32()

Description

Gets 32 bits JTAG data, starting at given bit position.

Prototype

__api__ int JTAG_GetU32(int BitPos);

5.10.2.13JTAG_WriteClocks()

Description

Writes a given number of clocks.

Prototype

___api___ int JTAG_WriteClocks(int NumClocks);

5.10.2.14JTAG_StoreClocks()

Description

Stores a given number of clocks in the DLL JTAG buffer.

Prototype

___api___ int JTAG_StoreClocks(int NumClocks);

5.10.2.15JTAG_Reset()

Description

Performs a TAP reset and tries to auto-detect the JTAG chain (Total IRLen, Number of devices). If auto-detection was successful, the global DLL variables which determine the JTAG chain configuration, are set to the correct values. For more information about the known global DLL variables, please refer to *Global DLL variables* on page 120.

Note: This will not work for devices which need some special init (for example to add the core to the JTAG chain), which is lost at a TAP reset.

Prototype

__api__ int JTAG_Reset(void);

5.10.2.16SYS_Sleep()

Description

Waits for a given number of miliseconds. During this time, J-Link does not communicate with the target.

Prototype

__api__ int SYS_Sleep(int Delayms);

5.10.3 Global DLL variables

The script file feature also provides some global variables which are used for DLL configuration. Some of these variables can only be set to some specifc values, other ones can be set to the whole datatype with. In the following all global variables and their value ranges are listed and described.

Note:	All global variables are treated as unsigned 32-bit values and are zero-ini-
tialized.	

Variable	Description	R/W
CPU	Used to set the target CPU core. If auto-detec- tion of the device is not possible, you have to set this variable to tell J-Link what CPU core is connected to it. This variable can only be set to a known Global J-Link DLL constant. For a list of all valid values, please refer to <i>Global</i> <i>DLL constants</i> on page 122. Example CPU = ARM926EJS;	Write-only
JTAG_IRPre	Used for JTAG chain configuration. Sets the number of IR-bits of all devices which are closer to TDO than the one we want to com- municate with. Example JTAG_IRPre = 6;	Read/Write
JTAG_DRPre	Used for JTAG chain configuration. Sets the number of devices which are closer to TDO than the one we want to communicate with. Example JTAG_DRPre = 2;	Read/Write
JTAG_IRPost	Used for JTAG chain configuration. Sets the number of IR-bits of all devices which are closer to TDI than the one we want to commu- nicate with. Example JTAG_IRPost = 6;	Read/Write
JTAG_DRPost	Used for JTAG chain configuration. Sets the number of devices which are closer to TDI than the one we want to "communicate with. Example JTAG_DRPost = 0;	Read/Write
JTAG_IRLen	<pre>IR-Len (in bits) of the device we want to com- municate with. Example JTAG_IRLen = 4;</pre>	Read/Write
JTAG_TotalIRLen	<pre>Computed automatically, based on the values of JTAG_IRPre, JTAG_DRPre, JTAG_IRPost and JTAG_DRPost. Example v = JTAG_TotalIRLen;</pre>	Read-only
JTAG_AllowTAPReset	En-/Disables auto-JTAG-detection of J-Link. Has to be disabled for devices which need some special init (for example to add the core to the JTAG chain), which is lost at a TAP reset. Allowed values 0 Auto-detection is enabled. 1 Auto-detection is disabled.	Write-only
JTAG_Speed	Sets the JTAG interface speed. Speed is given in kHz. Example JTAG_Speed = 2000; // 2MHz JTAG speed	Write-only

Table 5.10: Global DLL variables

Variable	Description	R/W
JTAG_ResetPin	<pre>Pulls reset pin low / Releases nRST pin. Used to issue a reset of the CPU. Value assigned to reset pin reflects the state. 0 = Low, 1 = high. Example JTAG_ResetPin = 0; SYS_Sleep(5); // Give pin some time to get low JTAG_ResetPin = 1;</pre>	Write-only
JTAG_TRSTPin	<pre>Pulls reset pin low / Releases nTRST pin. Used to issue a reset of the debug logic of the CPU. Value assigned to reset pin reflects the state. 0 = Low, 1 = high. Example JTAG_TRSTPin = 0; SYS_Sleep(5); // Give pin some time to get low JTAG_TRSTPin = 1;</pre>	Write-only
EMU_ETB_IsPresent	<pre>If the connected device has an ETB and you want to use it with J-link, this variable should be set to 1. Setting this variable in another function as InitEmu() does not have any effect. Example void InitEmu(void) { EMU_ETB_IsPresent = 1; }</pre>	Write-only

Table 5.10: Global DLL variables

5.10.4 Global DLL constants

Currently there are only global DLL constants to set the global DLL variable $_{CPU}$. If necessary, more constants will be implemented in the future.

5.10.4.1 Constants for global variable: CPU

The following constants can be used to set the global DLL variable CPU:

- ARM7
- ARM7TDMI
- ARM7TDMIR3
- ARM7TDMIR4
- ARM7TDMIS
- ARM7TDMISR3
- ARM7TDMISR4
- ARM9
- ARM9TDMIS
- ARM920T
- ARM922T
- ARM926EJS
- ARM946EJS
- ARM966ES
- ARM968ES
- ARM11
- ARM1136
- ARM1136J
- ARM1136JS
- ARM1136JF
 ARM1136JFS
- ARM1136JFSARM1156
- ARM1130
 ARM1176
- ARM1176J
- ARM1176J
 ARM1176JS
- ARM1176JS
 ARM1176IF

- ARM1176JFS
- CORTEX_M0
- CORTEX_M1
- CORTEX_M3
- CORTEX_M3R1P0
- CORTEX_M3R1P1
- CORTEX_M3R2P0
- CORTEX_M4
 CORTEX_D4
- CORTEX_R4

5.10.5 Script file language

The syntax of the J-Link script file language follows the conventions of the C-language, but it does not support all expresisons and operators which are supported by the C-language. In the following, the supported operators and expressions are listed.

5.10.5.1 Supported Operators

The following operators are supported by the J-Link script file language:

- Multiplicative operators: *, /, %
- Additive operators: +, -
- Bitwise shift operators: <<, >>)
- Relational operators: <, >, <=, >=
- Equality operators: ==, !=
- Bitwise operators: &, |, ^
- Logical operators: &&, ||
- Assignment operators: =, *=, /=, +=, -=, <<=, >>=, &=, ^=, |=

5.10.5.2 Supported type specifiers

The following type specifiers are supported by the J-Link script file language:

- void
- char
- int (32-bit)
- __int64

5.10.5.3 Supported type qualifiers

The following type qualifiers are supported by the J-Link script file language:

- const
- signed
- unsigned

5.10.5.4 Supported declarators

The following type qualifiers are supported by the J-Link script file language:

• Array declarators

5.10.5.5 Supported selection statements

The following selection statements are supported by the J-Link script file language:

- if-statements
- if-else-statements

5.10.5.6 Supported iteration statements

The following iteration statements are supported by the J-Link script file language:

- while
- do-while

5.10.5.7 Jump statements

The following jump statements are supported by the J-Link script file language:

• return

5.10.5.8 Sample script files

The J-Link software and documentation package comes with sample script files for different devices. The sample script files can be found at *\$JLINK_INST_DIR\$\Samples\JLink\Scripts*.

5.10.6 Executing J-Link script files

5.10.6.1 In J-Link commander

When J-Link commander is started it searches for a script file called Default.JLinkScript. If this file is found, it is executed instead of the standard auto detection of J-Link. If this file is not present, J-Link commander behaves as before and the normal auto-detection is performed.

5.10.6.2 In debugger IDE environment

To execute a script file out of your debugger IDE, simply select the script file to execute in the Settings tab of the J-Link control panel and click the save button (after the debug session has been started). Usually a project file for J-Link is set by the debugger, which allows the J-Link DLL to save the settings of the control panel in this project file. After selecting the script file restart your debug session. From now on, the script file will be executed when starting the debug session.

5.10.6.3 In GDB Server

In order to execute a script file when using J-Link GDB Server, simply start the GDB Server, using the following command line paramter:

-scriptfile <file>

For more information about the <code>-scriptfile</code> command line parameter, please refer to UM08005, chapter "command line options".

5.11 Command strings

The behavior of the J-Link can be customized via command strings passed to the JLinkARM.dll which controls J-Link. Applications such as the J-Link Commander, but also the C-SPY debugger which is part of the IAR Embedded Workbench, allow passing one or more command strings. Command line strings can be used for passing commands to J-Link (such as switching on target power supply), as well as customize the behavior (by defining memory regions and other things) of J-Link. The use of command strings enables options which can not be set with the configuration dialog box provided by C-SPY.

5.11.1 List of available commands

The table below lists and describes the available command strings.

Command	Description
device	Selects the target device.
DisableFlashBPs	Disables the FlashPB feature.
DisableFlashDL	Disables the J-Link ARM FlashDL feature.
EnableFlashBPs	Enables the FlashPB feature.
EnableFlashDL	Enables the J-Link ARM FlashDL feature.
map exclude	Ignore all memory accesses to specified area.
map indirectread	Specifies an area which should be read indirect.
map ram	Specifies location of target RAM.
map reset	Restores the default mapping, which means all mem- ory accesses are permitted.
SetAllowSimulation	Enable/Disable instruction set simulation.
SetCheckModeAfterRead	Enable/Disable CPSR check after read operations.
SetResetPulseLen	Defines the length of the RESET pulse in milliseconds.
SetResetType	Selects the reset strategy
SetRestartOnClose	Specifies restart behavior on close.
SetDbgPowerDownOnClose	Used to power-down the debug unit of the target CPU when the debug session is closed.
SetSysPowerDownOnIdle	Used to power-down the target CPU, when there are no transmissions between J-Link and target CPU, for a specified timeframe.
SupplyPower	Activates/Deactivates power supply over pin 19 of the JTAG connector.
SupplyPowerDefault	Activates/Deactivates power supply over pin 19 of the JTAG connector permanently.

Table 5.11: Available command line options

5.11.1.1 device

This command selects the target device.

Syntax

device = <DeviceID>

DeviceID has to be a valid device identifier. For a list of all available device identifiers please refer to chapter *Supported devices* on page 139.

Example

device = AT91SAM7S256

5.11.1.2 DisableFlashBPs

This command disables the FlashBP feature.

Syntax

DisableFlashBPs

5.11.1.3 DisableFlashDL

This command disables the J-Link ARM FlashDL feature.

Syntax

DisableFlashDL

5.11.1.4 EnableFlashBPs

This command enables the FlashBP feature.

Syntax

EnableFlashBPs

5.11.1.5 EnableFlashDL

This command enables the J-Link ARM FlashDL feature.

Syntax

EnableFlashDL

5.11.1.6 map exclude

This command excludes a specified memory region from all memory accesses. All subsequent memory accesses to this memory region are ignored.

Memory mapping

Some devices do not allow access of the entire 4GB memory area. Ideally, the entire memory can be accessed; if a memory access fails, the CPU reports this by switching to abort mode. The CPU memory interface allows halting the CPU via a WAIT signal. On some devices, the WAIT signal stays active when accessing certain unused memory areas. This halts the CPU indefinitely (until RESET) and will therefore end the debug session. This is exactly what happens when accessing critical memory areas. Critical memory areas should not be present in a device; they are typically a hardware design problem. Nevertheless, critical memory areas exist on some devices.

To avoid stalling the debug session, a critical memory area can be excluded from access: J-Link will not try to read or write to critical memory areas and instead ignore the access silently. Some debuggers (such as IAR C-SPY) can try to access memory in such areas by dereferencing non-initialized pointers even if the debugged program (the debuggee) is working perfectly. In situations like this, defining critical memory areas is a good solution.

Syntax

map exclude <SAddr>-<EAddr>

Example

This is an example for the ${\tt map}$ ${\tt exclude}$ command in combination with an NXP LPC2148 MCU.

Memory map

0x00000000-0x0007FFFF	On-chip flash memory
0x00080000-0x3FFFFFFF	Reserved
0x40000000-0x40007FFF	On-chip SRAM
0x40008000-0x7FCFFFFF	Reserved
0x7FD00000-0x7FD01FFF	On-chip USB DMA RAM
0x7FD02000-0x7FD02000	Reserved
0x7FFFD000-0x7FFFFFFF	Boot block (remapped from on-chip flash memory)
0x80000000-0xDFFFFFFF	Reserved
0xE0000000-0xEFFFFFFF	VPB peripherals
0xF0000000-0xFFFFFFFF	AHB peripherals

The "problematic" memory areas are:

0x00080000-0x3FFFFFFF	Reserved
0x40008000-0x7FCFFFFF	Reserved
0x7FD02000-0x7FD02000	Reserved
0x80000000-0xDFFFFFFF	Reserved

To exclude these areas from being accessed through J-Link the $\tt map \ exclude \ command \ should \ be used as follows:$

map exclude 0x00080000-0x3FFFFFFF
map exclude 0x40008000-0x7FCFFFFF
map exclude 0x7FD02000-0x7FD02000
map exclude 0x8000000-0xDFFFFFFF

5.11.1.7 map indirectread

This command can be used to read a memory area indirectly. Indirectly reading means that a small code snippet is downloaded into RAM of the target device, which reads and transfers the data of the specified memory area to the host. Before map indirectread can be called a RAM area for the indirectly read code snippet has to be defined. Use therefor the map ram command and define a RAM area with a size of >= 256 byte.

Typical applications

Refer to chapter *Fast GPIO bug* on page 157 for an example.

Syntax

map indirectread <StartAddressOfArea>-<EndAddress>

Example

map indirectread 0x3fffc000-0x3fffcfff

5.11.1.8 map ram

This command should be used to define an area in RAM of the target device. The area must be 256-byte aligned. The data which was located in the defined area will not be corrupted. Data which resides in the defined RAM area is saved and will be restored if necessary. This command has to be executed before map indirectread will be called.

Typical applications

Refer to chapter Fast GPIO bug on page 157 for an example.

Syntax

map ram <StartAddressOfArea>-<EndAddressOfArea>

Example

map ram 0x4000000-0x40003fff;

5.11.1.9 map reset

This command restores the default memory mapping, which means all memory accesses are permitted.

Typical applications

Used with other "map" commands to return to the default values. The map reset command should be called before any other "map" command is called.

Syntax

map reset

Example

map reset

5.11.1.10 SetAllowSimulation

This command can be used to enable or disable the instruction set simulation. By default the instruction set simulation is enabled.

Syntax

```
SetAllowSimulation = 0 | 1
```

Example

SetAllowSimulation 1 // Enables instruction set simulation

5.11.1.11 SetCheckModeAfterRead

This command is used to enable or disable the verification of the CPSR (current processor status register) after each read operation. By default this check is enabled. However this can cause problems with some CPUs (e.g. if invalid CPSR values are returned). Please note that if this check is turned off (SetCheckModeAfterRead = 0), the success of read operations cannot be verified anymore and possible data aborts are not recognized.

Typical applications

This verification of the CPSR can cause problems with some CPUs (e.g. if invalid CPSR values are returned). Note that if this check is turned off (SetCheckModeAfterRead = 0), the success of read operations cannot be verified anymore and possible data aborts are not recognized.

Syntax

```
SetCheckModeAfterRead = 0 | 1
```

Example

```
SetCheckModeAfterRead = 0
```

5.11.1.12 SetResetPulseLen

This command defines the length of the RESET pulse in milliseconds. The default for the RESET pulse length is 20 milliseconds.

Syntax

```
SetResetPulseLen = <value>
```

Example

```
SetResetPulseLen = 50
```

5.11.1.13 SetResetType

This command selects the reset startegy which shall be used by J-Link, to reset the device. The value which is used for this command is analog to the reset type which shall be selected. For a list of all reset types which are available, please refer to *Reset strategies* on page 112. Please note that there different reset strategies for ARM 7/9 and Cortex-M devices.

Syntax

SetResetType = <value>

Example

SetResetType = 0 // Selects reset strategy type 0: normal

5.11.1.14 SetRestartOnClose

This command specifies whether the J-Link restarts target execution on close. The default is to restart target execution. This can be disabled by using this command.

Syntax

```
SetRestartOnClose = 0 | 1
```

Example

SetRestartOnClose = 1

5.11.1.15 SetDbgPowerDownOnClose

When using this command, the debug unit of the target CPU is powered-down when the debug session is closed.

Note: This command works only for Cortex-M3 devices

Typical applications

This feature is useful to reduce the power consumption of the CPU when no debug session is active.

Syntax

SetDbgPowerDownOnClose = <value>

Example

SetDbgPowerDownOnClose = 1 // Enables debug power-down on close. SetDbgPowerDownOnClose = 0 // Disables debug power-down on close.

5.11.1.16 SetSysPowerDownOnIdle

When using this command, the target CPU is powered-down when no transmission between J-Link and the target CPU was performed for a specific time. When the next command is given, the CPU is powered-up.

Note: This command works only for Cortex-M3 devices.

Typical applications

This feature is useful to reduce the power consumption of the CPU.

Syntax

```
SetSysPowerDownOnIdle = <value>
```

Note: A 0 for <value> disables the power-down on idle functionality.

Example

5.11.1.17 SupplyPower

This command activates power supply over pin 19 of the JTAG connector. The KS (Kickstart) versions of J-Link have the V5 supply over pin 19 activated by default.

Typical applications

This feature is useful for some eval boards that can be powered over the JTAG connector.

Syntax

SupplyPower = $0 \mid 1$

Example

```
SupplyPower = 1
```

5.11.1.18 SupplyPowerDefault

This command activates power supply over pin 19 of the JTAG connector permanently. The KS (Kickstart) versions of J-Link have the V5 supply over pin 19 activated by default.

Typical applications

This feature is useful for some eval boards that can be powered over the JTAG connector.

Syntax

SupplyPowerDefault = 0 | 1


Example

SupplyPowerDefault = 1

5.11.2 Using command strings

5.11.2.1 J-Link Commander

The J-Link command strings can be tested with the J-Link Commander. Use the command $_{\rm exec}$ supplemented by one of the command strings.



Example

```
exec SupplyPower = 1
exec map reset
exec map exclude 0x1000000-0x3FFFFFFF
```

5.11.2.2 IAR Embedded Workbench

The J-Link command strings can be supplied using the C-SPY debugger of the IAR Embedded Workbench. Open the **Project options** dialog box and select **Debugger**.

Options for node "Proj Category: General Options C/C++ Compiler Assembler Custom Build Build Actions Linker Debugger Simulator Angel IAR ROM-monitor J-Link/J-Trace	Ect"
Macraigor RDI Third-Party Driver	Device description file
	OK Cancel

On the Extra Options page, select Use command line options.

Enter --jlink_exec_command "<CommandLineOption>" in the textfield, as shown in the screenshot below. If more than one command should be used separate the commands with semicolon.

Options for node "Proje	ict" 🛛 🛛 🔀
Category: General Options C/C++ Compiler Assembler Custom Build Build Actions Linker Debugger Simulator Angel IAR ROM-monitor J-Link/J-Trace LMI FTDI Macraigor RDI Third-Party Driver	Factory Settings Setup Download Extra Options Plugins Use command line options: (one per line) jlink_exec_command "map ram 0x40000000-0x40003fff; map indire
	OK Cancel

5.12 Switching off CPU clock during debug

We recommend not to switch off CPU clock during debug. However, if you do, you should consider the following:

Non-synthesizable cores (ARM7TDMI, ARM9TDMI, ARM920, etc.)

With these cores, the TAP controller uses the clock signal provided by the emulator, which means the TAP controller and ICE-Breaker continue to be accessible even if the CPU has no clock.

Therefore, switching off CPU clock during debug is normally possible if the CPU clock is periodically (typically using a regular timer interrupt) switched on every few ms for at least a few us. In this case, the CPU will stop at the first instruction in the ISR (typically at address 0x18).

Synthesizable cores (ARM7TDMI-S, ARM9E-S, etc.)

With these cores, the clock input of the TAP controller is connected to the output of a three-stage synchronizer, which is fed by clock signal provided by the emulator, which means that the TAP controller and ICE-Breaker are not accessible if the CPU has no clock.

If the RTCK signal is provided, adaptive clocking function can be used to synchronize the JTAG clock (provided by the emulator) to the processor clock. This way, the JTAG clock is stopped if the CPU clock is switched off.

If adaptive clocking is used, switching off CPU clock during debug is normally possible if the CPU clock is periodically (typically using a regular timer interrupt) switched on every few ms for at least a few us. In this case, the CPU will stop at the first instruction in the ISR (typically at address 0x18).

5.13 Cache handling

Most ARM systems with external memory have at least one cache. Typically, ARM7 systems with external memory come with a unified cache, which is used for both code and data. Most ARM9 systems with external memory come with separate caches for the instruction bus (I-Cache) and data bus (D-Cache) due to the hardware architecture.

5.13.1 Cache coherency

When debugging or otherwise working with a system with processor with cache, it is important to maintain the cache(s) and main memory coherent. This is easy in systems with a unified cache and becomes increasingly difficult in systems with hardware architecture. A write buffer and a D-Cache configured in write-back mode can further complicate the problem.

ARM9 chips have no hardware to keep the caches coherent, so that this is the responsibility of the software.

5.13.2 Cache clean area

J-Link / J-Trace handles cache cleaning directly through JTAG commands. Unlike other emulators, it does not have to download code to the target system. This makes setting up J-Link / J-Trace easier. Therefore, a cache clean area is not required.

5.13.3 Cache handling of ARM7 cores

Because ARM7 cores have a unified cache, there is no need to handle the caches during debug.

5.13.4 Cache handling of ARM9 cores

ARM9 cores with cache require J-Link / J-Trace to handle the caches during debug. If the processor enters debug state with caches enabled, J-Link / J-Trace does the following:

When entering debug state

J-Link / J-Trace performs the following:

- it stores the current write behavior for the D-Cache
- it selects write-through behavior for the D-Cache.

When leaving debug state

J-Link / J-Trace performs the following:

- it restores the stored write behavior for the D-Cache
- it invalidates the D-Cache.

Note: The implementation of the cache handling is different for different cores. However, the cache is handled correctly for all supported ARM9 cores.

Chapter 6

Flash download and flash breakpoints

This chapter describes how flash download and flash breakpoints with J-Link work. In addition to that it contains a list of supported microcontrollers for J-Link.

6.1 Introduction

The JLinkARM.dll is able to use the flash download and flash breakpoints features. Only the flash breakpoints feature requires an additional license. For more information about flash download and flash breakpoints, please refer to *J-Link RDI User's Guide (UM08004)*, chapter *Flash download* and chapter *Breakpoints in flash memory*.

6.2 Licensing

Some J-Links are available with device-based licenses for flash download or flash breakpoints, but the standard J-Link does not come with a built-in license. You will need to obtain a license for every J-Link. For more information about the different license types, please refer to *License types* on page 42.

For a complete list of devices which are supported by the device-based licenses, please refer to *Device list* on page 43.

To purchase a key-based license, please contact *sales@segger.com*.

Entering a license

The easiest way to enter a license is the following:

Open the J-Link control panel window, go to the **General** tab and choose License.



Now the J-Link ARM license manager will open and show all licenses, both key-based and built-in licenses of J-Link.

]-	J-Link ARM License management		
	Licenses installed	on PC:	
	Serial number	Feature	Expires
	I		
	Licenses in emula	tor:	
	Serial number	Features	
Currently active licenses			
	contentity control ite		
	<u>A</u> dd license	<u>D</u> elete license	OK

Now choose **Add license** to add one or more new licenses. Enter your license(s) and choose **OK**. Now the licenses should have been added.

TICL ADMIN		
J-Link ARM Licen	se management	×
Licenses installed	on PC:	
Serial number	Feature	Expires
	FlashBP	Never
	FlashDL	Never
Licenses in emula	tor:	
Serial number	Features	
Currently active licenses FlashBP, FlashDL		
<u>A</u> dd license	<u>D</u> elete license	OK

6.3 Supported devices

J-Link supports download into the internal flash of a large number of microcontrollers. You can always find the latest list of supported devices on our website:

http://www.segger.com/supported-devices.html

In general, J-Link can be used with any ARM7/9/11, Cortex-M0/M1/M3/M4 and Cortex-A5/A8/R4 core even if it does not provide internal flash.

Furthermore, flash download and flash breakpoints are also available for all CFI compliant external NOR-flash devices.

6.4 Setup for different debuggers (internal flash)

The J-Link flash download and flash breakpoints features can be used by different debuggers, such as IAR Embedded Workbench and GDB. For different debuggers there are different steps required to enable J-Link flash download and flash breakpoints which will be explained in this section.

6.4.1 IAR Embedded Workbench

To use the <code>j-link ARM FlashDL</code> and <code>FlashBP</code> features with the IAR Embedded Workbench is quite simple:

First, choose the right device in the project settings if not already done. The device settings can be found at **Project->Options->General Options->Target**.

Options for node "at91:	sam7s-ek"	X
Options for node "at91s Category: C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator Angel GDB Server IAR ROM-monitor J-Link/J-Trace LMI FTDI Macraigor RDI Third-Party Driver	Target Output Library Configuration Library Options MISRA-C Processor variant C Ogre ARM7TDMI O Device Atmel at91sam7s256 Endian mode EPU C Little None Big © BE32 © BE32 © BE32 C BE8 Mone Mone MED Mone MED MED MED Med 	
		cel

To use J-Link ARM FlashDL the IAR flashloader has to be disabled (the FlashBP feature can also be used when IAR flashloader is enabled). To disable the IAR flashloader the checkbox **Use flash loader(s)** at **Project->Options->Debugger->Download** has to be disabled, as shown below.

Options for node "at91	sam7s-ek"	X
Category: General Options C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator Angel GDB Server IAR ROM-monitor J-Link/J-Trace LMI FTDI Macraigor RDI Third-Party Driver	Factory Settings Setup Download Attach to program Verify download Suppress download Use flash loader(s) Ox100000.(default).	
	OK Cancel	

If you use the IAR project for the first time, the use of J-Link ARM FlashDL and FlashBPs is set to **Auto**, which is the default value. For more information about different configurations for J-Link ARM FlashDL and FlashBPs please refer to Settings

on page 107. Now you can start the debug session. If you run this project for the first time a settings file is created in which the configuration of J-Link ARM FlashDL and FlashBPs is saved. This settings file is created for every project configuration (for example Debug_RAM, Debug_FLASH), so you can save different J-Link ARM FlashDL and FlashBP configurations for different project configurations. When the debug session starts, you should see the selected target in the **Device** tab of the J-Link status window. When the debug session is running you can modify the settings regarding J-Link ARM FlashDL and FlashBPs, in the **Settings** tab and save them to the settings file.

🛃 J-Link ARM			
General Settings Break/Watch Log CPU R	egs Target Power SWV		
■ Flash download	■ Flash breakpoints		
Enabled, 10272 bytes downloaded	Enabled		
Override device selection			
Allow caching of flash contents (Dn)			
Allow instruction set simulation			
Location of config file			
C:\Tool\C\IAR\ARM_V520_beta902\ARM\examples\Atmel\at91sam7s-ek\getting-started-project\e			
Ready			

Currently changes in this tab will take effect next time the debug session is started.

6.4.2 Keil MDK

To use the <code>J-Link ARM FlashDL</code> and <code>FlashBP</code> features with the Keil MDK is quite simple:

First, choose the device in the project settings if not already done. The device settings can be found at **Project->Options for Target->Device**.

Options for Target 'LPC2378 Flag	sh'
Device Target Output Listing	User C/C++ Asm Linker Debug Utilities
Database: Generic CPU	J Data Base
Vendor: NXP (founded by Philips	s)
Device: LPC2378	
Toolset: ARM	
LPC2220 LPC2220 LPC2230 LPC2390 LPC2392 LPC2392 LPC2392 LPC2394 LPC2344 LPC2344 LPC2365 LPC2365 LPC2365 LPC2366 LPC2367 LPC2368 LPC2387 LPC2387 LPC2387 LPC2387 LPC2387	ARM7TDMI-S based high-performance 32-bit RISC Microcontroller with Thumb extensions, 512KB on-chip Flash ROM with In-System Programming (ISP) and In-Application Programming (IAP), 58KB RAM, CPU clock up to 72 MHz, On-chip crystal oscillator, On-chip 4MHz RC oscillator, On-chip PLL. Enhanced Vectored Interrupt Controller, Ethernet 10/100 MAC with DMA, External Memory Controller for static devices such as Flash and SRAM, USB 2.0 Full Speed Device Controller, CAN 2.08 with two channels, General purpose DMA controller, Four UARTs, one with full modem interface, Three I2C serial interfaces, Three SPI/SSP serial interfaces, I2S interface, SD/MMC memory-card interface, 10-bit ADC with 8 channels, 10-bit DAC, Four 32-bit timers with capture/compare, Watchdog Timer, PWM unit for three-phase motor control, Real Time Clock with optional battery backup, Brown-out detect circuit, General purpose I/D pins.
	OK Cancel Defaults Help

Then J-Link / J-Trace has to be selected as debugger. To select J-Link / J-Trace as debugger simply choose J-Link / J-Trace from the list box which can be found at **Project->Options for Target->Debug**.

Options for Target 'LPC2378 Flash'			
Device Target Output Listing User C/C++ Asm Linker Debug Utilities			
C Use <u>S</u> imulator <u>Settings</u> ☐ Limit Speed to Real-Time			
 ✓ Load Application at Startup ✓ Run to main() Initialization File: ✓ Restore Debug Session Settings ✓ Breakpoints ✓ Toolbox ✓ Watchpoints & PA ✓ Memory Display 	✓ Load Application at Startup Run to main() Initialization File: Restore Debug Session Settings ✓ Breakpoints ✓ Toolbox ✓ Watchpoints ✓ Memory Display		
CPU DLL: Parameter: SARM.DLL -cLPC237x	Driver DLL: Parameter:		
Dialog DLL: Parameter: DARMP.DLL pLPC2378	Dialog DLL: Parameter: TARMP.DLL -pLPC2378		
OK Car	ncel Defaults Help		

To use J-Link ARM FlashDL the J-Link flashloader has to be selected (the FlashBP feature can also be used when J-Link flashloader is disabled). To enable the J-Link flashloader **J-Link / J-Trace** at **Project->Options for Target->Utilities** has to be selected.

Options for Target 'LPC2378 Flash'			
Device Target Output Listing User C/C++ Asm Linker Debug Utilities			
Configure Flash Menu Command			
C Use Target Driver for Flash Programming			
J-LINK / J-TRACE Settings Update Target before Debugging			
Init File:			
C Use External Tool for Flash Programming			
Command: LPC210x_ISP.EXE			
Arguments: "#H" "X \$D COM1: 38400 1			
E Run Independent			
OK Cancel Defaults Help			

If you use the MDK project for the first time, the J-Link ARM FlashDL and FlashBPs settings are configured to **Auto**, which is the default value. For more information about different configurations for J-Link ARM FlashDL and FlashBPs please refer to chapter *Settings* on page 107. Now you can start the debug session. If you run this project for the first time a settings file is created in which the configuration of J-Link ARM FlashDL and FlashBPs is saved. This settings file is created for every project configuration (e.g. Debug_RAM, Debug_FLASH), so you can save different J-Link ARM FlashDL and FlashBP configurations for different project configurations. When the debug session starts, you should see the selected target in the **General** tab of

the J-Link status window. When the debug session is running you can modify the settings regarding J-Link ARM FlashDL and FlashBPs, in the **Settings** tab and save them in the settings file.

🛃 SEGGER J-Link ARM ¥3.89j (beta) Control pa	nel 🔤 🗌 🗙		
General Settings Break/Watch Log CPU Regs Target Power SWV			
■ Flash download	■ Flash breakpoints		
Override device selection Allow caching of flash contents (On)			
Allow instruction set simulation Save settings			
C:\Keil_322e\ARM\Boards\Keil\MCB2300\Blinky\JLinkArm_LPC2378 Flash.ini			
Ready JLINKARM_ReadReg (Done) 284 //			

6.4.3 J-Link GDB Server

The configuration for the J-Link GDB Server is done by the .gdbinit file. The following commands has to be added to the .gdbinit file to enable J-Link ARM FlashDL and FlashBPs:

```
monitor flash device <DeviceID>
monitor flash download = 1
monitor flash breakpoints = 1
```

For more information about these three commands please refer to the *J*-Link GDB Server User Guide chapter Supported remote commands.

6.4.4 J-Link RDI

The configuration for J-Link RDI is done via the J-Link RDI configuration dialog. For more information about the J-Link RDI configuration dialog please refer to the *J-Link RDI User Guide*, chapter *Configuration dialog*. If you use the J-Link ARM FlashDL and/or FlashBP feature with RDI disable them in the J-Link status window or leave the default settings.

6.5 Setup for different debuggers (CFI flash)

The J-Link flash download and flash breakpoints features can be used by different debuggers, such as IAR Embedded Workbench and GDB. The setup for using flash download and flash breakpoints with external CFI-compliant NOR flash is different from the setup for internal flash. In this section the setup for CFI-compliant NOR flash is described.

6.5.1 IAR Embedded Workbench / Keil MDK

Using the ${\tt J-Link}$ flash download and flash breakpoints features with the IAR Embedded Workbench is quite simple:

First, start the debug session and open the J-Link Control Panel. In the tab "Settings" you will find the location of the settings file.

🔜 SEGGER J-Link ¥4.15r (beta) - Control panel			
General Settings Breakpoints Log NET CPU Regs Target Power SWV Device Emu			
Log file Verride			
Settings file Override C:\Program Files\SEGGER\JLinkARM_V415r\Default.ini Save			
Script file Not specified			
Flash download On ✓ Skip download on CRC match ✓ Off ✓ Verify download	■ Flash breakpoints		
Enabled, download pending: 0 bytes	Enabled		
Override device selection Allow caching of flash contents (On) Allow instruction set simulation Override memory map			
Ready JLINK_GetSpeed (Done)	0.243 sec. in 36 calls		

Close the debug session and open the settings file with a text editor. Add the following lines to the file:

[CFI]	
CFISize = <f< td=""><td>lashSize></td></f<>	lashSize>
CFIAddr = <f< td=""><td>lashAddr></td></f<>	lashAddr>
[GENERAL]	
WorkRAMSize	= <ramsize></ramsize>
WorkRAMAddr	= <ramaddr></ramaddr>

After this the file should look similar to the sample in the following screenshot.

🖉 Default.ini - Notepad	_ 🗆 🗙
<u>File Edit Format H</u> elp	
<pre>[BREAKPOINTS] ShowInfowin = 1 EnableFlashBP = 2 BPDuringExecution = 0 [CFI] CFISize = 0x400000 CFIAddr = 0x10000000 [CPU] OverrideMemMap = 0 AllowSimulation = 1 ScriptFile="" [FLASH] SkipProgOnCRCMatch = 1 VerifyDownload = 1 AllowCaching = 1 EnableFlashDL = 2 Override = 0 Device="ADUC7020x62" [GENERAL] WorkRAMSize = 0x4000 WorkRAMAddr = 0x200000 [Sw0] Sw0LogFile=""</pre>	A

Save the settings file and restart the debug session. Open the J-Link Control Panel and verify that the "MemMap" tab shows the new settings for CFI flash and work RAM area.

SEGGER J-Link ¥4.15	r (beta) - Control pan	el		_ 🗆 🗙
Log NET CPU Re	egs Target Power SW	V Device	Emulator	MemMap Performance
CFI Flash			Work R	АМ
Config 0x10000000 - 0	x103FFFFF		Config	0x00200000 - 0x00203FFF
Info n.a.				
Memory map Range	Size	Туре	Explanation	
0x00000000 - 0xFFFFFF	FF 4 GB	N	Normal	
Ready JLINK_E	TM_IsPresent (Done)			0.603 sec. in 37 calls

6.5.2 J-Link GDB Server

The configuration for the J-Link GDB Server is done by the .gdbinit file. The following commands has to be added to the .gdbinit file to enable J-Link ARM FlashDL and FlashBPs:

```
monitor WorkRAM = <SAddr>-<EAddr>
monitor flash CFI = <SAddr>-<EAddr>
monitor flash download = 1
monitor flash breakpoints = 1
```

For more information about these four commands please refer to the *J*-Link GDB Server User Guide chapter Supported remote commands.

6.5.3 J-Link commander

The following command sequence shows how to perform a download into external, CFI-compliant, parallel NOR-Flash on a ST STM32F103ZE using J-Link commander:

```
r
speed 1000
exec setcfiflash 0x6400000 - 0x64FFFFF
exec setworkram 0x2000000 - 0x2000FFF
w4 0x40021014, 0x00000114 // RCC_AHBENR, FSMC clock enable
w4 0x40021018, 0x000001FD // GPIOD~G clock enable
w4 0x40011400, 0xB4BB4BBB // GPIOD low config, NOE, NWE => Output, NWAIT => Input
w4 0x40011404, 0xBBBBBBBB // GPIOD high config, A16-A18
w4 0x40011800, 0xBBBBBBBB // GPIOE low config, A19-A23
w4 0x40011804, 0xBBBBBBBB // GPIOE high config, D5-D12
w4 0x40011C00, 0x44BBBBBB // GPIOF low config, A0-A5
w4 0x40011C04, 0xBBBBBBB // GPIOF low config, A0-A5
w4 0x40012004, 0x44BBBBB // GPIOG low config, A10-A15
w4 0x40012004, 0x44BBBBB // GPIOG low config, NE2 => output
w4 0xA0012004, 0x44BBBBB // GPIOG high config, NE2 => output
w4 0xA0000008, 0x00001059 // CS control reg 2, 16-bit, write enable, Type: NOR flash
w4 0xA000000C, 0x10000505 // CS2 timing reg (read access)
w4 0xA000010C, 0x1000505 // CS2 timing reg (write access)
speed 4000
mem 0x64000000,100
loadbin C:\STMB672_STM32F103ZE_TestBlinky.bin,0x64000000
```

6.5.4 J-Link RDI

Currently J-Link RDI supports internal flash memory only.

Chapter 7 Device specifics

This chapter gives some additional information about specific devices.

7.1 Analog Devices

J-Link has been tested with the following MCUs from Analog Devices, but should work with any ARM7/9 and Cortex-M3 device:

- ADuC7020x62
- ADuC7021x32
- ADuC7021x62
- ADuC7022x32
- ADuC7022x62
- ADuC7024x62
- ADuC7025x32
- ADuC7025x62
- ADuC7026x62
- ADuC7027x62
- ADuC7030
- ADuC7031
- ADuC7032
- ADuC7033
- ADuC7060
- ADuC7000
 ADuC7128
- ADuC7128
 ADuC7129
- ADuC7129
 ADuC7220v12
- ADuC7229x126

If you experience problems with a particular device, do not hesitate to contact Segger.

7.1.1 ADuC7xxx

All devices of this family are supported by J-Link.

7.1.1.1 Software reset

A special reset strategy has been made available for Analog Devices ADuC7xxx MCUs. This special reset strategy is a software reset. "Software reset" means basically no reset, just changing the CPU registers such as PC and CPSR.

The software reset for Analog Devices ADuC7xxxx executes the following sequence:

- The CPU is halted
- A software reset sequence is downloaded to RAM
- A breakpoint at address 0 is set
- The software reset sequence is executed.

It is recommended to use this reset strategy. This sequence performs a reset of CPU and peripherals and halts the CPU before executing instructions of the user program. It is the recommended reset sequence for Analog Devices ADuC7xxx MCUs and works with these devices only.

This information is applicable to the following devices:

- Analog ADuC7020x62
- Analog ADuC7021x32
- Analog ADuC7021x62
- Analog ADuC7022x32
- Analog ADuC7022x62
- Analog ADuC7024x62
- Analog ADuC7025x32
- Analog ADuC7025x62
- Analog ADuC7026x62
- Analog ADuC7027x62
- Analog ADuC7030
- Analog ADuC7031
- Analog ADuC7032
- Analog ADuC7033

- Analog ADuC7128 Analog ADuC7129 ٠
- ٠
- Analog ADuC7229x126 •

7.2 ATMEL

J-Link has been tested with the following ATMEL devices, but should work with any ARM7/9 and Cortex-M3 device:

- AT91SAM7A3
- AT91SAM7S32
- AT91SAM7S321
- AT91SAM7S64
- AT91SAM7S128
- AT91SAM7S256
- AT91SAM7S512
- AT91SAM7SE32
- AT91SAM7SE256
- AT91SAM7SE512
- AT91SAM7X128
- AT91SAM7X256
- AT91SAM7X512
- AT91SAM7XC128
- AT91SAM7XC256
- AT91SAM7XC512
- AT91RM9200
- AT91SAM9260
- AT91SAM9261
- AT91SAM9262
- AT91SAM9263

If you experience problems with a particular device, do not hesitate to contact Segger.

7.2.1 AT91SAM7

All devices of this family are supported by J-Link.

7.2.1.1 Reset strategy

The reset pin of the device is per default disabled. This means that the reset strategies which rely on the reset pin (low pulse on reset) do not work per default. For this reason a special reset strategy has been made available.

It is recommended to use this reset strategy. This special reset strategy resets the peripherals by writing to the RSTC_CR register. Resetting the peripherals puts all peripherals in the defined reset state. This includes memory mapping register, which means that after reset flash is mapped to address 0. It is also possible to achieve the same effect by writing 0x4 to the RSTC_CR register located at address 0xffffd00.

This information is applicable to the following devices:

- AT91SAM7S (all devices)
- AT91SAM7SE (all devices)
- AT91SAM7X (all devices)
- AT91SAM7XC (all devices)
- AT91SAM7A (all devices)

7.2.1.2 Memory mapping

Either flash or RAM can be mapped to address 0. After reset flash is mapped to address 0. In order to map RAM to address 0, a 1 can be written to the RSTC_CR register. Unfortunately, this remap register is a toggle register, which switches between RAM and flash with every time bit zero is written.

In order to achieve a defined mapping, there are two options:

- 1. Use the software reset described above.
- 2. Test if RAM is located at 0 using multiple read/write operations and testing the

results.

Clearly 1. is the easiest solution and is recommended.

This information is applicable to the following devices:

- AT91SAM7S (all devices)
- AT91SAM7SE (all devices)
- AT91SAM7X (all devices)
- AT91SAM7XC (all devices)
- AT91SAM7A (all devices)

7.2.1.3 Recommended init sequence

In order to work with an ATMEL AT91SAM7 device, it has to be initialized. The following paragraph describes the steps of an init sequence. An example for different software tools, such as J-Link GDB Server, IAR Workbench and RDI, is given.

- Set JTAG speed to 30kHz
- Reset target
- Perform peripheral reset
- Disable watchdog
- Initialize PLL
- Use full JTAG speed

Samples

GDB Sample

```
# connect to the J-Link gdb server
target remote localhost:2331
monitor flash device = AT91SAM7S256
monitor flash download = 1
monitor flash breakpoints = 1
# Set JTAG speed to 30 kHz
monitor endian little
monitor speed 30
# Reset the target
monitor reset 8
monitor sleep 10
# Perform peripheral reset
monitor long 0xFFFFFD00 = 0xA5000004
monitor sleep 10
# Disable watchdog
monitor long 0xFFFFD44 = 0x00008000
monitor sleep 10
# Initialize PLL
monitor long 0xFFFFFC20 = 0x00000601
monitor sleep 10
monitor long 0xFFFFFC2C = 0x00480a0e
monitor sleep 10
monitor long 0xFFFFFC30 = 0x00000007
monitor sleep 10
monitor long 0xFFFFF60 = 0x00480100
monitor sleep 100
# Setup GDB for faster downloads
#set remote memory-write-packet-size 1024
set remote memory-write-packet-size 4096
set remote memory-write-packet-size fixed
monitor speed 12000
break main
load
continue
```

IAR Sample

_Init() * / _Init() { ___emulatorSpeed(30000); // Set JTAG speed to 30 kHz
// Perform peripheral reset ___writeMemory32(0xA5000004,0xFFFFFD00,"Memory"); ___sleep(20000); ___writeMemory32(0x00008000,0xFFFFFD44,"Memory"); // Disable Watchdog ____sleep(20000); __writeMemory32(0x0000601,0xFFFFFC20,"Memory"); // PLL ___sleep(20000); __writeMemory32(0x10191c05,0xFFFFFC2C,"Memory"); // PLL ____sleep(20000); ___writeMemory32(0x0000007,0xFFFFFC30,"Memory"); // PLL ___sleep(20000); __writeMemory32(0x002f0100,0xFFFFF60,"Memory"); // Set 1 wait state for // flash (2 cycles)
// Use full JTAG speed ___sleep(20000); ___emulatorSpeed(1200000); } * * execUserReset() */ execUserReset() { __message "execUserReset()"; _Init(); } * execUserPreload() * / execUserPreload() { _message "execUserPreload()"; _Init(); } **RDI Sample**

```
SetJTAGSpeed(30);
                                             // Set JTAG speed to 30 kHz
Reset(0, 0);
Write32(0xFFFFFD00, 0xA5000004);
Write32(0xFFFFFD44, 0x00008000);
                                             // Perform peripheral reset
                                             // Disable watchdog
Write32(0xFFFFFC20, 0x0000601);
                                             // Set PLL
Delay(200);
Write32(0xFFFFFC2C, 0x00191C05);
                                             // Set PLL and divider
Delay(200);
Write32(0xFFFFF60, 0x00320300);
SetJTAGSpeed(12000)
Write32(0xFFFFFC30, 0x0000007);
```

// Select master clock and processor clock // Set flash wait states

7.2.2 AT91SAM9

SetJTAGSpeed(12000);

These devices are based on ARM926EJ-S core. All devices of this family are supported by J-Link.

7.2.2.1 JTAG settings

We recommend using adaptive clocking.

This information is applicable to the following devices:

- AT91RM9200 •
- AT91SAM9260 ٠
- AT91SAM9261 •
- AT91SAM9262 •
- AT91SAM9263 •

7.3 Freescale

J-Link has been tested with the following Freescale devices, but should work with any ARM7/9 and Cortex-M3 device:

- MAC7101
- MAC7106
- MAC7111
- MAC7112
- MAC7116
- MAC7121
- MAC7122
- MAC7126
- MAC7131
- MAC7136
- MAC7141
- MAC7142
- MK40N512VLQ100
- MK40N512VMD100
- MK40X128VLQ100
- MK40X128VMD100
- MK40X256VLQ100
- MK40X256VMD100
- MK60N256VLQ100
- MK60N256VMD100
- MK60N512VLQ100
- MK60N512VMD100
- MK60X256VLQ100
- MK60X256VMD100

If you experience problems with a particular device, do not hesitate to contact Segger.

7.3.1 Unlocking Kinetis K40 and K60 devices

If your device has been locked by setting the MCU security status to "secure", and mass erase via debug interface is not disabled, J-Link is able to unlock your Kinetis K40/K60 device. The device can be unlocked by using the "unlock" command in J-Link Commander.

For more information regarding the MCU security status of the Kinetis devices, please refer to the user manual of your device.

7.3.2 Tracing on Kinetis K40 and K60 devices

The first silicon of the Kinetis devices did not match the data setup and hold times which are necessary for ETM-Trace. On these devices, a low drive strength should be configured for the trace clock pin in order to match the timing requirements.

On later silicons, this has been corrected.

The J-Link software and documentation package comes with a sample project for the Kinetis K40 and K60 devices which is pre-configured for the TWR-40 and TWR-60 eval boards and ETM / ETB Trace. This sample project can be found at $\samples\JLink\Projects$.

7.3.3 MAC71x

All devices of this family are supported by J-Link.

7.4 Luminary Micro

J-Link has been tested with the following Luminary Micro devices, but should work with any ARM7/9 and Cortex-M3 device:

- LM3S101
- LM3S102
- LM3S301
- LM3S310
- LM3S315
- LM3S316
- LM3S317
- LM3S328
- LM3S601
- LM3S610
- LM3S611
- LM3S612
- LM3S613
- LM3S615
- LM3S617
- LM3S618
- LM3S628
- LM3S801
- LM3S811
- LM3S812
- LM3S815
- LM3S817
- LM3S818
- LM3S828
- LM3S2110
- LM3S2139
- LM3S2410
- LM3S2412
- LM3S2432
- LM3S2533
- LM3S2620
- LM3S2637
- LM3S2651
- LM3S2730
- LM3S2739
- LM3S2939
- LM3S2948
- LM3S2950
- LM3S2965
- LM3S6100
- LM3S6110
- LM3S6420
- LM3S6422
- LM3S6432
- LM3S6610
- LM3S6633
- LM3S6637
- LM3S6730
- LM3S6938
- LM3S6952
- LM3S6965

If you experience problems with a particular device, do not hesitate to contact Segger.

7.4.1 Unlocking LM3Sxxx devices

If your device has been "locked" accidentially (e.g. by bad application code in flash which mis-configures the PLL) and J-Link can not identify it anymore, there is a special unlock sequence which erases the flash memory of the device, even if it can not be identified. This unlock sequence can be send to the target, by using the "unlock" command in J-Link Commander.

7.4.2 Stellaris LM3S100 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.4.3 Stellaris LM3S300 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.4.4 Stellaris LM3S600 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.4.5 Stellaris LM3S800 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.4.6 Stellaris LM3S2000 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.4.7 Stellaris LM3S6100 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.4.8 Stellaris LM3S6400 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.4.9 Stellaris LM3S6700 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.4.10 Stellaris LM3S6900 Series

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.5 NXP

J-Link has been tested with the following NXP devices, but should work with any ARM7/9 and Cortex-M3 device:

- LPC1111
- LPC1113
- LPC1311
- LPC1313
- LPC1342
- LPC1343
- LPC1751
- LPC1751
- LPC1752
- LPC1754
- LPC1756
- LPC1758
- LPC1764
- LPC1765
- LPC1766
- LPC1768
- LPC2101
- LPC2102
- LPC2103
- LPC2104
- LPC2105
- LPC2106
- LPC2109
- LPC2114
- LPC2119
- LPC2124
- LPC2129
- LPC2131
- LPC2132
- LPC2134
- LPC2136
- LPC2138
- LPC2141
- LPC2142
- LPC2144
- LPC2146
- LPC2148
- LPC2194
- LPC2212
- LPC2214
- LPC2292
- LPC2294
- LPC2364
- LPC2366
- LPC2368
- LPC2378
- LPC2468
- LPC2478
- LPC2880
- LPC2888
- LPC2917
- LPC2919
- LPC2927
- LPC2929
- PCF87750
- SJA2010
- SJA2510

If you experience problems with a particular device, do not hesitate to contact Segger.

7.5.1 LPC

7.5.1.1 Fast GPIO bug

The values of the fast GPIO registers can not be read direct via JTAG from a debugger. The direct access to the registers corrupts the returned values. This means that the values in the fast GPIO registers normally can not be checked or changed from a debugger.

Solution / Workaround

J-Link supports command strings which can be used to read a memory area indirect. Indirectly reading means that a small code snippet will be written into RAM of the target device, which reads and transfers the data of the specified memory area to the debugger. Indirectly reading solves the fast GPIO problem, because only direct register access corrupts the register contents.

Define a 256 byte aligned area in RAM of the LPC target device with the J-Link command map ram and define afterwards the memory area which should be read indirect with the command map indirectread to use the indirectly reading feature of J-Link. Note that the data in the defined RAM area is saved and will be restored after using the RAM area.

This information is applicable to the following devices:

- LPC2101
- LPC2102
- LPC2103
- LPC213x/01
- LPC214x (all devices)
- LPC23xx (all devices)
- LPC24xx (all devices)

Example

J-Link commands line options can be used for example with the C-SPY debugger of the IAR Embedded Workbench. Open the **Project options** dialog and select **Debugger**. Select **Use command line options** in the **Extra Options** tap and enter in the textfield --jlink_exec_command "map ram 0x40000000-0x40003fff; map indirectread 0x3fffc000-0x3fffcfff; map exclude 0x3fffd000-0x3ffffff; " as shown in the screenshot below.

Category:		Factory Settings
General Options C/C++ Compiler Assembler Custom Build Build Actions Linker Debugger Simulator Angel IAR ROM-monitor J-Link/J-Trace LMI FTDI Macraigor RDI Third-Party Driver	Setup Download Extra Options Plugins Image: Command line options: (one per line) Image: Command line options:	

With these additional commands are the values of the fast GPIO registers in the C-SPY debugger correct and can be used for debugging. For more information about J-Link command line options refer to subchapter *Command strings* on page 125.

7.5.1.2 Reset (Cortex-M3 based devices)

For Cortex-M3 based NXP LPC devices the reset itself does not differ from the one for other Cortex-M3 based devices: After the device has been reset, the core is halted before any instruction is performed. For the Cortex-M3 based LPC devices this means the CPU is halted before the bootloader which is mapped at address 0 after reset.

The user should write the memmap register after reset, to ensure that user flash is mapped at address 0. Moreover, the user have to correct the Stack pointer (R13) and the PC (R15) manually, after reset in order to debug the application.

LPC288x flash programming

In order to use the LPC288x devices in combination with J-Link FlashDL the application you are trying to debug, should be linked to the original flash @ addr 0x10400000. Otherwise it is user's responsibility to ensure that flash is re-mapped to 0x0 in order to debug the application from addr 0x0.

7.6 OKI

J-Link has been tested with the following OKI devices, but should work with any ARM7/9 and Cortex-M3 device:

- ML67Q4002
- ML67Q4003
- ML67Q4050
- ML67Q4051
- ML67Q4060
- ML67Q4061

If you experience problems with a particular device, do not hesitate to contact Segger.

7.6.1 ML67Q40x

All devices of this family are supported by J-Link.

7.7 ST Microelectronics

J-Link has been tested with the following ST Microelectronics devices, but should work with any ARM7/9 and Cortex-M3 device:

- STR710FZ1
- STR710FZ2
- STR711FR0
- STR711FR1
- STR711FR2
- STR712FR0
- STR712FR1
- STR712FR2
 STR715FR2
- STR715FR0
- STR730FZ1
- STR730FZ2
 STR731FX2
- STR731FV0
- STR731FV1
- STR731FV2
- STR735FZ1
- STR735FZ2
- STR736FV0
- STR736FV1
- STR736FV2
- STR750FV0
- STR750FV1
- STR750FV2
- STR751FR0
- STR751FR1
- STR751FR2
 STR752FR0
- STR752FR0
- STR752FR1
 STR752FR2
- STR752FR2
 STR755FR0
- STR755FR1
- STR755FR2
- STR755FV0
- STR755FV1
- STR755FV2
- STR911FM32
- STR911FM44
- STR911FW32
- STR911FW44
- STR912FM32
- STR912FM44
- STR912FW32
- STR912FW44
- STM32F101C6
- STM32F101C8
- STM32F101C6
 STM32F101R6
- STM32F101R0
 STM32F101R8
- STM32F101R8
 STM32F101R8
- STM32F101KB
 STM32F101V8
- STM32F101V8
 STM32F101VB
- STM32F101VB
 STM32F103C6
- STM32F103C8
- STM32F103C8
 STM32F103R6
- STM32F103R8
- STM32F103RB
- STM32F103V8
- STM32F103VB

If you experience problems with a particular device, do not hesitate to contact Segger.

7.7.1 STR 71x

These devices are ARM7TDMI based. All devices of this family are supported by J-Link.

7.7.2 STR 73x

These devices are ARM7TDMI based. All devices of this family are supported by J-Link.

7.7.3 STR 75x

These devices are ARM7TDMI-S based. All devices of this family are supported by J-Link.

7.7.4 STR91x

These device are ARM966E-S based. All devices of this family are supported by J-Link.

7.7.4.1 Flash erasing

The devices have 3 TAP controllers built-in. When starting J-Link.exe, it reports 3 JTAG devices. A special tool, J-Link STR9 Commander (JLinkSTR91x.exe) is available to directly access the flash controller of the device. This tool can be used to erase the flash of the controller even if a program is in flash which causes the ARM core to stall. For more information about the J-Link STR9 Commander, please refer to *J-Link STR91x Commander (Command line tool)* on page 73.

When starting the STR91x commander, a command sequence will be performed which brings MCU into Turbo Mode.

"While enabling the Turbo Mode, a dedicated test mode signal is set and controls the GPIOs in output. The IOs are maintained in this state until a next JTAG instruction is send." (ST Microelectronics)

Enabling Turbo Mode is necessary to guarantee proper function of all commands in the STR91x Commander.

7.7.5 STM32

These device are Cortex-M3 based. All devices of this family are supported by J-Link.

7.7.5.1 Option byte programming

we suggest to perform the programming of the option bytes directly from the target application. J-Link (or an additional software tool like J-Flash) does not support programming of the option bytes.

7.7.5.2 Read-protection

The user area internal flash of the STM32 devices can be protected against read by untrusted code. In order to unsecure a read-protected STM32 device, SEGGER offers a free command line tool which overrides the read-protection of a STM32 device. For more information about the J-Link STM32 Commander, please refer to *J-Link STM32 Commander (Command line tool)* on page 75.

Note: J-Flash ARM supports securing and unsecuring a STM32 device, too.

7.7.5.3 Hardware watchdog

The hardware watchdog of a STM32 device can be enabled by programming the option bytes. If the hardware watchdog is enabled the device is reset periodically if the watchdog timer is not refreshed and reaches 0. If the hardware watchdog is enabled by an application which is located in flash and which does not refresh the watchdog timer, the device can not be debugged anymore.

Disabling the hardware watchdog

In order to disable the hardware watchdog the option bytes have to be re-programmed. SEGGER offers a free command line tool which reprograms the option bytes in order to disable the hardware watchdog. For more information about the STM32 commander, please refer to *J-Link STM32 Commander (Command line tool)* on page 75.

Note: In order to re-program the option bytes they have to be erased first. Erasing the option bytes will read-protect the flash of the STM32. The STM32 commander will also override the read-protection of the STM32 device after disabling the watchdog. Please also note that unsecuring a read-protected device will cause a mass erase of the flash memory.

7.8 Texas Instruments

J-Link has been tested with the following Texas Instruments devices, but should work with any ARM7/9 and Cortex-M3 device:

- TMS470R1A64
- TMS470R1A128
- TMS470R1A256
- TMS470R1A288
- TMS470R1A384
- TMS470R1B512
- TMS470R1B768
- TMS470R1B1M
- TMS470R1VF288
- TMS470R1VF688
- TMS470R1VF689

If you experience problems with a particular device, do not hesitate to contact Segger.

7.8.1 TMS470

All devices of this family are supported by J-Link.

Chapter 8

Target interfaces and adapters

This chapter gives an overview about J-Link / J-Trace specific hardware details, such as the pinouts and available adapters.

8.1 20-pin JTAG/SWD connector

8.1.1 Pinout for JTAG

J-Link and J-Trace have a JTAG connector compatible to ARM's Multi-ICE. The JTAG connector is a 20 way Insulation Displacement Connector (IDC) keyed box header (2.54mm male) that mates with IDC sockets mounted on a ribbon cable.

VTref	1	٠	•	2	NC
nTRST	3	٠	•	• 4	GND
TDI	5	٠	•	6	GND
TMS	7	٠	•	8	GND
тск	9	٠	•	10	GND
RTCK	11	٠	•	12	GND
TDO	13	٠	•	14	GND
RESET	15	٠	•	1 6	GND
DBGRQ	17	٠	•	18	GND
5V-Supply	19	٠	•	20	GND
	1				

The following table lists the J-Link / J-Trace JTAG pinout.

PIN	SIGNAL	ТҮРЕ	Description
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	Not con- nected	NC	This pin is not connected in J-Link.
3	nTRST	Output	JTAG Reset. Output from J-Link to the Reset signal of the target JTAG port. Typically connected to nTRST of the target CPU. This pin is normally pulled HIGH on the target to avoid unintentional resets when there is no connection.
5	TDI	Output	JTAG data input of target CPU It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU.
7	TMS	Output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of the target CPU.
9	тск	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU.
11	RTCK	Input	Return test clock signal from the target. Some targets must synchronize the JTAG inputs to internal clocks. To assist in meeting this requirement, you can use a returned, and retimed, TCK to dynamically control the TCK rate. J-Link supports adaptive clocking, which waits for TCK changes to be echoed correctly before making further changes. Con- nect to RTCK if available, otherwise to GND.
13	TDO	Input	JTAG data output from target CPU. Typically connected to TDO of the target CPU.
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	DBGRQ	NC	This pin is not connected in J-Link. It is reserved for com- patibility with other equipment to be used as a debug request signal to the target system. Typically connected to DBGRQ if available, otherwise left open.
19	5V-Sup- ply	Output	This pin can be used to supply power to the target hard- ware. Older J-Links may not be able to supply power on this pin. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 168.

Table 8.1: J-Link / J-Trace pinout


Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.

8.1.1.1 Target board design

We strongly advise following the recommendations given by the chip manufacturer. These recommendations are normally in line with the recommendations given in the table *Pinout for JTAG* on page 166. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

You may take any female header following the specifications of DIN 41651. For example:

Harting	part-no. 09185206803
Molex	part-no. 90635-1202
Tyco Electronics	part-no. 2-215882-0



Typical target connection for JTAG

* NTRST and RTCK may not be available on some CPUs.

** Optional to supply the target board from J-Link.

8.1.1.2 Pull-up/pull-down resistors

Unless otherwise specified by developer's manual, pull-ups/pull-downs are recommended to be between 2.2 kOhms and 47 kOhms.

8.1.1.3 Target power supply

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Command	Explanation
power on	Switch target power on
power off	Switch target power off
power on perm	Set target power supply default to "on"
power off perm	Set target power supply default to "off"

Table 8.2: Command List

8.1.2 Pinout for SWD

The J-Link and J-Trace JTAG connector is also compatible to ARM's Serial Wire Debug (SWD).

	-		
VTref	1 •	• 2	NC
Not used	3 •	• 4	GND
Not used	5 •	• 6	GND
SWDIO	7 •	• 8	GND
SWCLK	9 •	• 10	GND
Not used	_11 •	• 12	GND
swo	13 •	• 14	GND
RESET	15 •	• 16	GND
Not used	17 •	• 18	GND
5V-Supply	19 🔹	• 20	GND

The following table lists the J-Link / J-Trace SWD pinout.

PIN	SIGNAL	TYPE	Description
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	Not con- nected	NC	This pin is not connected in J-Link.
3	Not Used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to nTRST, otherwise leave open.
5	Not used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to TDI, otherwise leave open.
7	SWDIO	I/O	Single bi-directional data pin. A pull-up resistor is required. ARM recommends 100 kOhms.
9	SWCLK	Output	Clock signal to target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TCK of target CPU.
11	Not used	NC	This pin is not used by J-Link when operating in SWD mode. If the device may also be accessed via JTAG, this pin may be connected to RTCK, otherwise leave open.
13	SWO	Output	SWD communication.)

Table 8.3: J-Link / J-Trace SWD pinout


PIN	SIGNAL	TYPE	Description
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	Not used	NC	This pin is not connected in J-Link.
19	5V-Sup- ply	Output	This pin can be used to supply power to the target hard- ware. Older J-Links may not be able to supply power on this pin. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 170.

Table 8.3: J-Link / J-Trace SWD pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.

8.1.2.1 Target board design

We strongly advise following the recommendations given by the chip manufacturer. These recommendations are normally in line with the recommendations given in the table *Pinout for SWD* on page 168. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.



Typical target connection for SWD

* Optional to supply the target board from J-Link.

8.1.2.2 Pull-up/pull-down resistors

A pull-up resistor is required on SWDIO on the target board. ARM recommends 100 kOhms.

In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

8.1.2.3 Target power supply

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:


Command	Explanation
power on	Switch target power on
power off	Switch target power off
power on perm	Set target power supply default to "on"
power off perm	Set target power supply default to "off"

8.2 38-pin Mictor JTAG and Trace connector

J-Trace provides a JTAG+Trace connector. This connector is a 38-pin mictor plug. It connects to the target via a 1-1 cable.

The connector on the target board should be "TYCO type 5767054-1" or a compatible receptacle. J-Trace supports 4, 8, and 16-bit data port widths with the high density target connector described below.

Target board trace connector




J-Trace can capture the state of signals PIPESTAT[2:0], TRACESYNC and TRACEPKT[n:0] at each rising edge of each TRACECLK or on each alternate rising or falling edge.

8.2.1 Connecting the target board

J-Trace connects to the target board via a 38-pin trace cable. This cable has a receptacle on the one side, and a plug on the other side. Alternatively J-Trace can be connected with a 20-pin JTAG cable.

Warning: Never connect trace cable and JTAG cable at the same time because this may harm your J-Trace and/or your target.



8.2.2 Pinout

The following table lists the JTAG+Trace connector pinout. It is compatible to the "Trace Port Physical Interface" described in [ETM], 8.2.2 "Single target connector pinout".

2 M 3 M 4 M 5 (0 6 T	NC NC NC GND TRACECLK DBGRQ DBGACK	No connected. No connected. No connected. Signal ground. Clocks trace data on rising edge or both edges. Debug request. Debug acknowledge from the test chip, high when in
3 N 4 N 5 (6 T	NC NC GND TRACECLK DBGRQ	No connected. No connected. Signal ground. Clocks trace data on rising edge or both edges. Debug request.
4 M 5 0 6 T	NC GND TRACECLK DBGRQ	No connected. Signal ground. Clocks trace data on rising edge or both edges. Debug request.
5 (6 1	GND TRACECLK DBGRQ	Signal ground. Clocks trace data on rising edge or both edges. Debug request.
6 1	TRACECLK DBGRQ	Clocks trace data on rising edge or both edges. Debug request.
-	DBGRQ	Debug request.
	-	
7 [DBGACK	Debug acknowledge from the test chip, high when in
8 [debug state.
9 F	RESET	Open-collector output from the run control to the target system reset.
10 E	EXTTRIG	Optional external trigger signal to the Embedded trace Macrocell (ETM). Not used. Leave open on target system.
11 7	TDO	Test data output from target JTAG port.
12 \	VTRef	Signal level reference. It is normally fed from Vdd of the target board and must not have a series resistor.
13 F	RTCK	Return test clock from the target JTAG port.
14 \	VSupply	Supply voltage. It is normally fed from Vdd of the target board and must not have a series resistor.
15 1	ТСК	Test clock to the run control unit from the JTAG port.
16 7	Trace signal 12	Trace signal. For more information, please refer to <i>Assignment of trace information pins between ETM architecture versions</i> on page 174.
17 1	TMS	Test mode select from run control to the JTAG port.
18 7	Trace signal 11	Trace signal. For more information, please refer to <i>Assignment of trace information pins between ETM architecture versions</i> on page 174.
19 7	TDI	Test data input from run control to the JTAG port.
ר 20	Trace signal 10	Trace signal. For more information, please refer to <i>Assignment of trace information pins between ETM architecture versions</i> on page 174.
1	nTRST	Active-low JTAG reset

Table 8.5: JTAG+Trace connector pinout

PIN	SIGNAL	Description	
22	Trace signal 9		
23	Trace signal 20		
24	Trace signal 8		
25	Trace signal 19		
26	Trace signal 7		
27	Trace signal 18		
28	Trace signal 6		
29	Trace signal 17	Trace signals. For more information, please refer to	
30	Trace signal 5	Assignment of trace information pins between ETM archi	
31	Trace signal 16	<i>tecture versions</i> on page 174.	
32	Trace signal 4		
33	Trace signal 15		
34	Trace signal 3	-	
35	Trace signal 14		
36	Trace signal 2		
37	Trace signal 13		
38	Trace signal 1		

Table 8.5: JTAG+Trace connector pinout

8.2.3 Assignment of trace information pins between ETM architecture versions

The following table show different names for the trace signals depending on the ETM architecture version.

Trace signal	ETMv1	ETMv2	ETMv3
Trace signal 1	PIPESTAT[0]	PIPESTAT[0]	TRACEDATA[0]
Trace signal 2	PIPESTAT[1]	PIPESTAT[1]	TRACECTL
Trace signal 3	PIPESTAT[2]	PIPESTAT[2]	Logic 1
Trace signal 4	TRACESYNC	PIPESTAT[3]	Logic O
Trace signal 5	TRACEPKT[0]	TRACEPKT[0]	Logic 0
Trace signal 6	TRACEPKT[1]	TRACEPKT[1]	TRACEDATA[1]
Trace signal 7	TRACEPKT[2]	TRACEPKT[2]	TRACEDATA[2]
Trace signal 8	TRACEPKT[3]	TRACEPKT[3]	TRACEDATA[3]
Trace signal 9	TRACEPKT[4]	TRACEPKT[4]	TRACEDATA[4]
Trace signal 10	TRACEPKT[5]	TRACEPKT[5]	TRACEDATA[5]
Trace signal 11	TRACEPKT[6]	TRACEPKT[6]	TRACEDATA[6]
Trace signal 12	TRACEPKT[7]	TRACEPKT[7]	TRACEDATA[7]
Trace signal 13	TRACEPKT[8]	TRACEPKT[8]	TRACEDATA[8]
Trace signal 14	TRACEPKT[9]	TRACEPKT[9]	TRACEDATA[9]
Trace signal 15	TRACEPKT[10]	TRACEPKT[10]	TRACEDATA[10]
Trace signal 16	TRACEPKT[11]	TRACEPKT[11]	TRACEDATA[11]
Trace signal 17	TRACEPKT[12]	TRACEPKT[12]	TRACEDATA[12]
Trace signal 18	TRACEPKT[13]	TRACEPKT[13]	TRACEDATA[13]
Trace signal 19	TRACEPKT[14]	TRACEPKT[14]	TRACEDATA[14]
Trace signal 20	TRACEPKT[15]	TRACEPKT[15]	TRACEDATA[15]

Table 8.6: Assignment of trace information pins between ETM architecture versions

8.2.4 Trace signals

Data transfer is synchronized by TRACECLK.

8.2.4.1 Signal levels

The maximum capacitance presented by J-Trace at the trace port connector,

including the connector and interfacing logic, is less than 6pF. The trace port lines have a matched impedance of 50.

The J-Trace unit will operate with a target board that has a supply voltage range of 3.0V-3.6V.

8.2.4.2 Clock frequency

For capturing trace port signals synchronous to TRACECLK, J-Trace supports

a TRACECLK frequency of up to 200MHz. The following table shows the TRACECLK frequencies and the setup and hold timing of the trace signals with respect to TRACE-CLK.


Parameter	Min.	Max.	Explanation
Tperiod	5ns	1000ns	Clock period
Fmax	1MHz	200MHz	Maximum trace frequency
Tch	2.5ns	-	High pulse width
Tcl	2.5ns	-	Low pulse width

Table 8.7: Clock frequency

Parameter	Min.	Max.	Explanation
Tsh	2.5ns	-	Data setup high
Thh	1.5ns	-	Data hold high
Tsl	2.5ns	-	Data setup low
ThI	1.5ns	-	Data hold low

Table 8.7: Clock frequency

The diagram below shows the TRACECLK frequencies and the setup and hold timing of the trace signals with respect to TRACECLK.



Note: J-Trace supports half-rate clocking mode. Data is output on each edge of the TRACECLK signal and TRACECLK (max) ≤ 100 MHz. For half-rate clocking, the setup and hold times at the JTAG+Trace connector must be observed.

8.3 19-pin JTAG/SWD and Trace connector

J-Trace provides a JTAG/SWD+Trace connector. This connector is a 19-pin connector. It connects to the target via an 1-1 cable.

	_				
VTref	1	•	•	2	SWDIO/TMS
GND	3	•	•	4	SWCLK/TCK
GND	5	•	•	6	SWO/TDO
	7		•	8	TDI
NC	9	٠	•	10	nRESET
5V-Supply	_11	٠	•	12	TRACECLK
5V-Supply	13	•	•	14	TRACEDATA[0]
GND	15	٠	•	16	TRACEDATA[1]
GND	17	•	•	18	TRACEDATA[2]
GND	19	•	•	20	TRACEDATA[3]
		_	_		

The following table lists the J-Link / J-Trace SWD pinout.

1VTrefThis is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.2SWDIO/ TMSI/O / outputJTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of the target CPU.4SWCLK/TCKOutputJTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU.6SWO/TDOInputJTAG data output from target CPU. Typically connected to TDO of the target CPU.7This pin (normally pin 7) is not existent on the 19-pin JTAG/SWD and Trace connector.9NCNCNCNot connected inside J-Link. Leave open on target hard- ware.10nRESETI/OTarget CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".11SV-SupplyOutputInput trace clock. Trace clock = 1/2 CPU clock.13SV-SupplyOutputInput trace data pin 0.14TRACE- DATA[0]InputInput Trace data pin 0.18TRACE- DATA[1]InputInput Trace data pin 0.20DATA[3]InputInput Trace data pin 0.	PIN	SIGNAL	TYPE	Description
2 SWDIO/ TMS I/O / output pulled up on the target. Typically connected to TMS of the target CPU. 4 SWCLK/TCK Output JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU. 6 SWO/TDO Input JTAG data output from target CPU. Typically connected to TDO of the target CPU. JTAG data output from target CPU. Typically connected to TDO of the target CPU. JTAG data input of target CPU It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU. 9 NC NC Not connected inside J-Link. Leave open on target hard- ware. 10 nRESET I/O Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET". 11 SV-Supply Output This pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 177. 12 TRACELK Input Input Trace data pin 0. 13 SV-Supply Output Input Trace data pin 0. 14 TRACE- DATA[1] Input Input Trace data pin 0.	1	VTref	Input	the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the
4 SWCLK/TCK Output this pin is pulled to a defined state of the target board. Typically connected to TCK of the target CPU. 6 SWO/TDO Input JTAG data output from target CPU. Typically connected to TDO of the target CPU. This pin (normally pin 7) is not existent on the 19-pin JTAG/SWD and Trace connector. 8 TDI Output JTAG data input of target CPU It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU. 9 NC NC Not connected inside J-Link. Leave open on target hard- ware. 10 nRESET I/O Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET". 11 SV-Supply Output This pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 177. 12 TRACECLK Input Input trace clock. Trace clock = 1/2 CPU clock. 13 SV-Supply Output This pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on page 177. 14 TRACE- DATA[0] Input Input Trace data pin 0. Input Trace da	2			pulled up on the target. Typically connected to TMS of the
6SW0/TD0InputTD0 of the target CPUThis pin (normally pin 7) is not existent on the 19-pin JTAG/SWD and Trace connector.8TDIOutputJTAG data input of target CPU It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU.9NCNCNC9NCNCNot connected inside J-Link. Leave open on target hard- ware.10nRESETI/OTarget CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".11SV-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.12TRACECLKInputInput trace clock. Trace clock = 1/2 CPU clock.13SV-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.14TRACE- DATA[0]InputInput Trace data pin 0.16TRACE- DATA[1]InputInput Trace data pin 0.18TRACE- DATA[2]InputInput Trace data pin 0.20TRACE- DATA[2]InputInput Trace data pin 0.	4	SWCLK/TCK	Output	this pin is pulled to a defined state of the target board.
International StressInternational StressInternational Stress111111111International StressInternational Stress11<	6	SWO/TDO	Input	
8TDIOutputthis pin is pulled to a defined state on the target board. Typically connected to TDI of the target CPU.9NCNCNc connected inside J-Link. Leave open on target hard- ware.10nRESETI/OTarget CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".115V-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.12TRACECLKInputInput trace clock. Trace clock = 1/2 CPU clock.135V-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.14TRACE- DATA[0]InputInput Trace data pin 0.18TRACE- DATA[2]InputInput Trace data pin 0.20TRACE- DATA[2]InputInput Trace data pin 0.				
9NCNCware.10nRESETI/OTarget CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".115V-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.12TRACECLKInputInput trace clock. Trace clock = 1/2 CPU clock.135V-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.14TRACE- DATA[0]InputInput Trace data pin 0.16TRACE- DATA[2]InputInput Trace data pin 0.18TRACE- DATA[2]InputInput Trace data pin 0.20TRACE- DATA[2]InputInput Trace data pin 0.	8	TDI	Output	this pin is pulled to a defined state on the target board.
10nRESETI/Opin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".115V-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.12TRACECLKInputInput trace clock. Trace clock = 1/2 CPU clock.135V-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.14TRACE- DATA[0]InputInput Trace data pin 0.16TRACE- DATA[1]InputInput Trace data pin 0.18TRACE- DATA[2]InputInput Trace data pin 0.20TRACE- DATA[2]InputInput Trace data pin 0.	9	NC	NC	
115V-SupplyOutputware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.12TRACECLKInputInput trace clock. Trace clock = 1/2 CPU clock.135V-SupplyOutputThis pin can be used to supply power to the target hard- ware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.14TRACE- DATA[0]InputInput Trace data pin 0.16TRACE- DATA[1]InputInput Trace data pin 0.18TRACE- DATA[2]InputInput Trace data pin 0.20TRACE- DATA[2]InputInput Trace data pin 0.	10	nRESET	I/O	pin of the target CPU, which is typically called "nRST",
135V-SupplyOutputThis pin can be used to supply power to the target hardware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.14TRACE- DATA[0]InputInput Trace data pin 0.16TRACE- DATA[1]InputInput Trace data pin 0.18TRACE- DATA[2]InputInput Trace data pin 0.20TRACE- DATA[2]InputInput Trace data pin 0.	11	5V-Supply	Output	ware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on
135V-SupplyOutputware. For more information about how to enable/disable the power supply, please refer to Target power supply on page 177.14TRACE- DATA[0]InputInput Trace data pin 0.16TRACE- DATA[1]InputInput Trace data pin 0.18TRACE- DATA[2]InputInput Trace data pin 0.20TRACE- DATA[2]InputInput Trace data pin 0.	12	TRACECLK	Input	Input trace clock. Trace clock = $1/2$ CPU clock.
14 DATA[0] Input Input Input 16 TRACE- DATA[1] Input Input Trace data pin 0. 18 TRACE- DATA[2] Input Input Trace data pin 0. 20 TRACE- Input Input Trace data pin 0.	13	5V-Supply	Output	ware. For more information about how to enable/disable the power supply, please refer to <i>Target power supply</i> on
16 DATA[1] Input Input Input 18 TRACE- DATA[2] Input Input Trace data pin 0. 20 TRACE- Input Input Trace data pin 0.	14		Input	Input Trace data pin 0.
18 DATA[2] Input Input Input Input 20 TRACE- Input Input Trace data pin 0.	16	TRACE-	Input	Input Trace data pin 0.
	18		Input	Input Trace data pin 0.
Table 8.8: 19-pin ITAG/SWD and Trace pinout		DATA[3]	-	· · ·

Table 8.8: 19-pin JTAG/SWD and Trace pinout

Pins 3, 5, 15, 17, 19 are GND pins connected to GND in J-Trace CM3. They should also be connected to GND in the target system.

8.3.1 Target power supply

Pins 11 and 13 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Command	Explanation
power on	Switch target power on
power off	Switch target power off
power on perm	Set target power supply default to "on"
power off perm	Set target power supply default to "off"

Table 8.9: Command List

8.4 Adapters

There are various adapters available for J-Link as for example the JTAG isolator, the J-Link RX adapter or the J-Link Cortex-M adapter.

For more information about the different adapters, please refer to *http://www.segger.com/jlink-adapters.html.*

Chapter 9 Background information

This chapter provides background information about JTAG and ARM. The ARM7 and ARM9 architecture is based on *Reduced Instruction Set Computer* (RISC) principles. The instruction set and the related decode mechanism are greatly simplified compared with microprogrammed *Complex Instruction Set Computer* (CISC).

9.1 JTAG

JTAG is the acronym for Joint Test Action Group. In the scope of this document, "the JTAG standard" means compliance with IEEE Standard 1149.1-2001.

9.1.1 Test access port (TAP)

JTAG defines a TAP (Test access port). The TAP is a general-purpose port that can provide access to many test support functions built into a component. It is composed as a minimum of the three input connections (TDI, TCK, TMS) and one output connection (TDO). An optional fourth input connection (nTRST) provides for asynchronous initialization of the test logic.

PIN	Туре	Explanation
тск	Input	The test clock input (TCK) provides the clock for the test logic.
TDI	Input	Serial test instructions and data are received by the test logic at test data input (TDI).
TMS	Input	The signal received at test mode select (TMS) is decoded by the TAP controller to control test operations.
TDO	Output	Test data output (TDO) is the serial output for test instructions and data from the test logic.
nTRST	Input (optional)	The optional test reset (nTRST) input provides for asyn- chronous initialization of the TAP controller.

Table 9.1: Test access port

9.1.2 Data registers

JTAG requires at least two data registers to be present: the bypass and the boundary-scan register. Other registers are allowed but are not obligatory.

Bypass data register

A single-bit register that passes information from TDI to TDO.

Boundary-scan data register

A test data register which allows the testing of board interconnections, access to input and output of components when testing their system logic and so on.

9.1.3 Instruction register

The instruction register holds the current instruction and its content is used by the TAP controller to decide which test to perform or which data register to access. It consist of at least two shift-register cells.

The TAP controller is a synchronous finite state machine that responds to changes at the TMS and TCK signals of the TAP and controls the sequence of operations of the circuitry.

Reset tm s= DR-Scan Idle IR-Scan tms=0 tms=0 tms Capture-DR Capture-IR tms=0 tms=0 Shift-DR Shift-IR tms=1 tms=0 tms=1 tms=0 Exit1-DR Fxit1-IR tmetms= tms=0 tms=0 Pause-DR Pause-IR tms=0 tms=0 tms=1 tms=1 Exit2-DR Exit2-IR tms=1 tms=1 Update-DR Update-IR tms=1 tms=0 tms=1 tms=0

TAP controller state diagram

9.1.4.1 State descriptions

Reset

The test logic is disabled so that normal operation of the chip logic can continue unhindered. No matter in which state the TAP controller currently is, it can change into Reset state if TMS is high for at least 5 clock cycles. As long as TMS is high, the TAP controller remains in Reset state.

Idle

Idle is a TAP controller state between scan (DR or IR) operations. Once entered, this state remains active as long as TMS is low.

DR-Scan

Temporary controller state. If TMS remains low, a scan sequence for the selected data registers is initiated.

IR-Scan

Temporary controller state. If TMS remains low, a scan sequence for the instruction register is initiated.

Capture-DR

Data may be loaded in parallel to the selected test data registers.

Shift-DR

The test data register connected between TDI and TDO shifts data one stage towards the serial output with each clock.

Exit1-DR

Temporary controller state.

Pause-DR

The shifting of the test data register between TDI and TDO is temporarily halted.

Exit2-DR

Temporary controller state. Allows to either go back into Shift-DR state or go on to Update-DR.

Update-DR

Data contained in the currently selected data register is loaded into a latched parallel output (for registers that have such a latch). The parallel latch prevents changes at the parallel output of these registers from occurring during the shifting process.

Capture-IR

Instructions may be loaded in parallel into the instruction register.

Shift-IR

The instruction register shifts the values in the instruction register towards TDO with each clock.

Exit1-IR

Temporary controller state.

Pause-IR

Wait state that temporarily halts the instruction shifting.

Exit2-IR

Temporary controller state. Allows to either go back into Shift-IR state or go on to Update-IR.

Update-IR

The values contained in the instruction register are loaded into a latched parallel output from the shift-register path. Once latched, this new instruction becomes the current one. The parallel latch prevents changes at the parallel output of the instruction register from occurring during the shifting process.

9.2 Embedded Trace Macrocell (ETM)

Embedded Trace Macrocell (ETM) provides comprehensive debug and trace facilities for ARM processors. ETM allows to capture information on the processor's state without affecting the processor's performance. The trace information is exported immediately after it has been captured, through a special trace port.

Microcontrollers that include an ETM allow detailed program execution to be recorded and saved in real time. This information can be used to analyze program flow and execution time, perform profiling and locate software bugs that are otherwise very hard to locate. A typical situation in which code trace is extremely valuable, is to find out how and why a "program crash" occurred in case of a runaway program count.

A debugger provides the user interface to J-Trace and the stored trace data. The debugger enables all the ETM facilities and displays the trace information that has been captured. J-Trace is seamlessly integrated into the IAR Embedded Workbench® IDE. The advanced trace debugging features can be used with the IAR C-SPY debugger.

9.2.1 Trigger condition

The ETM can be configured in software to store trace information only after a specific sequence of conditions. When the trigger condition occurs the trace capture stops after a programmable period.

9.2.2 Code tracing and data tracing

Code trace

Code tracing means that the processor outputs trace data which contain information about the instructions that have been executed at last.

Data trace

Data tracing means that the processor outputs trace data about memory accesses (read / write access to which address and which data has been read / stored). In general, J-Trace supports data tracing, but it depends on the debugger if this option is available or not. Note that when using data trace, the amount of trace data to be captured rises enormously.

9.2.3 J-Trace integration example - IAR EWARM

In the following a sample integration of J-Trace and the trace functionality on the debugger side is shown. The sample is based on IAR's EWARM integration of J-Trace.



	@ % n @ 2- <i>6</i> 2555			A N N 22 DE	🖻 🌧 🏟 🎰 📑 📆 🔅 🅭) <u>m</u> /			
	stm32f10x_nvic.c					• × Disassembly	_		
193 #if	def DEBUG ebug(); dif					Go to	Memory	▼ 1	
195 #en	dif					??DrawTable_ 0800BFA0 0800BFA2 ??DrawTable_	1: 301A ADD 3070 POP	SP, SP, #0×68 {R4,R5,R6,PC}	
196 197 1 198 /	NTR_CRT_SECTION	NC);				??DrawTable_ 0800BF44	10/0 POP):)DC0 BLE		
199 C						0800BFA4 0800BFA6 Void main(Vo	DC0 BLE B00 LSRS	0×800BF28 R0, R0, #0×0	
201 /	✓ NUIC init ndef EMB FLAS	H or Table base 1 Table (NUIC_UectT B_FLASH */ or Table base 1 Table (NUIC_UectT numConfig(NUIC				main:			
203 / 204 N	* Set the Vect VIC SetVector	or Table base 1 able(NVIC VectT	ocation at 0x2 ab RAM. 0x0);	0000000 ×/		main: .text_14:			
205 #e1 206 /	se /* UECT_T(* Set the Vect	B_FLASH */ or Table base 1	ocation at 0×0	8000000 */			3510 PUSH 3088 SUB	{R4,LR} SP, SP, #0×20	
207 N 208 <mark>tten</mark>	UIC_SetVector dif	[able <nuic_vectt< td=""><td>ab_FLASH, 0×0></td><td>;</td><td></td><td>0800BFAC</td><td>OO1F8A8 BL</td><td>debug</td><td></td></nuic_vectt<>	ab_FLASH, 0×0>	;		0800BFAC	OO1F8A8 BL	debug	
240	VIC_IFIOFIC90	-oupcoin rg(nore_	TFIOFIC GAPOUP_			Clk_Init()	002F87E BL	EntrCritSection	
211 / 212 S 213 /	/ SysTick end ysTick_SetRel	of count event ad(900000);	each 0.1s with	input clock e	qual to 9MHz (HCLK/8, defau)	3 0800BFB4 NVIC_SetVe	7FFFF62 BL torTable(NVIC_VectT	Clk_Init ab_FLASH, 0×0);	
213 214 S 215 S	/ Enable SysT: ysTick_ITConf:	ick interrupt ig(ENABLE);				0800BFB8 0800BFBA 0800BFBE	torTable(NVIC_VectT 100 MDVS 05F6000 MDVS 001FC65 BL	ab_FLASH, 0x0); R1, #0x0 R0, #0x8000000 NVIC_SetVectorTable	
							tyGroupConfig(NVIC_	R0. #0×300	
217 /. 218 /. 219 R	/ Buttons por / GPIO enable	clock and relea	se Reset			0800BFC6 SysTick_Se	44F7040 MOV F001FC41 BL :Reload(900000); #876 LDR	NVIC_PriorityGroupConfig	9
220 221 R 222 R	CC_MPB2Periph	; init clock and relea ResetCmd< RCC_A RCC_A ClockCmd< RCC_A	PB2Periph_GPI0	G, DISABLE>;			1876 LDR 1001FAE2 BL	RO, [PC, #0x1D8] SysTick_SetReload	
	CC_HIDZIEFIDIN		PB2Periph_GPI0			0800BFD0 0800BFD2	OO1FAE2 BL Onfig(ENABLE); OO1 MDV5 OO1FB1A BL	R0, #0×1 SysTick_ITConfig	
2223 2224 2225 G 2226 G 2227 G	PIO Init [©] two					SysTick_Co 0800BFD6	nterCmd(SysTick_Cou 001 MDVS	nter_Enable): R0, #0x1 SysTick_CounterCmd	
226 G	PIO_InitStruct	ure.GPI0_Pin = ure.GPI0_Mode = ure.GPI0_Speed DRT, &GPI0_InitS	GPIO_Mode_IN_	FLOATING;		0800BFD8 RCC_APB2Pe	InterCmd(SysTick_Cou 2001 MDVS 2001FAEB BL 21phResetCmd(_RCC_A	SysTick_CounterCmd PB2Periph_GPIOA	
228 G	PIO_Init(B1_P	ORT, &GPIO_InitS	tructure);	onine y		0800BFDC	100 MOVS	PB2Periph_GPIOG, DISABLE); R1, #0×0	
230 G 231 G	PIO_InitStruct PIO_InitStruct	ure.GPI0_Pin = ure.GPI0_Mode = ure.GPI0_Speed DRT, &GPI0_InitS	B2_MASK; GPIO Mode IN	FLOATING:		0800BFDE 0800BFE2 RCC_APB2Pe	7FFFA80 BL	R1, #0x0 R0, #0x104 RCC_APB2PeriphResetCmd PB2Periph_GPIOA	
232 G 233 G 234	PIO_InitStruct PIO_Init(B2_P	ure.GPI0_Speed DRT, &GPI0_InitS	= GPI0_Speed_5 tructure);	OMHz;				PB2Periph_GPIOG, ENABLE);	
	XT_CRT_SECTIO					0800BFE6 0800BFE8 0800BFEC	101 MDVS 44F7082 MOV	PB2Periph_GPIOG. ENABLE): R1, #0x1 R0, #0x104 RCC_APB2PeriphClockCmd	
238 239 R	/ Enable ADC1 CC_APB2Periph	and GPIOC clock ResetCmd(RCC_APB	2Periph_ADC1	RCC_APB2Perip	h_GPIOC, DISABLE>; h_GPIOC, ENABLE>;	▼ GPI0_INICS 0800BFF0 0800BFF4 GPI0_INITS	44F7080 MOV BAD0000 STRH	R0, #0x100 R0, [SP] GPIO_Mode_IN_FLOATING:	
240 R	CC_APB2Periph	lockCmd(RCC_APB	2Periph_ADC1	RCC_APB2Perip	h_GPIOC, ENABLE>;		ructure.GPIO_Mode =	50 1011	
XB	🔍 ≽ 🖬 🖾 🗌								
dex	Frame	Address	Opcode	Trace			Comme	nt	
3064	003382	0×0800D89E	E004	B assert	<pre>??NVIC_SetVectorTable_2 _param(IS_NVIC_OFFSET(Offset));</pre>				
3065	003383	0×0800D8AA	4807	LDR	etVectorTable_2: R0, [PC, #0x1C]				
3066 3067	003384	0×0800D8AC 0×0800D8AE	4285 D304	CMP BCC	R5, R0 ??NVIC_SetVectorTable_4				
				SCB->V	TOR = NVIC_VectTab (Offset &) etVectorTable_4:	(u32)0×1FFFFF80);			
3068	003386	0×0800D8BA	4804	LDR	R0, [PC, #0×10] R0, R0, R5				
3069 3070	003387 003388	0×0800D8BC 0×0800D8BE	4028 4320	ANDS ORRS	R0, R0, R4				
3071 3072	003389	0×0800D8C0 0×0800D8C2	4904 6809	LDR LDR	R1, [PC, #0×10] R1, [R1]				
3073	003391	0×0800D8C4	6088	STR	R0, [R1, #0×8]				
3074	003392	0×0800D8C6	BD31	POP	{R0,R4,R5,PC}				
3075	003393	0×0800BFC2	F44F	NVIC_P MOV	R0, #0×300	yGroup_4);			
3076	003394	0×0800BFC6	F001	BL Void NVI	NVIC_PriorityGroupConfig C_PriorityGroupConfig(u32_NVIC_F	PriorityGroup)			
				(orityGroupConfig:				
3077 3078	003395	0×0800D84C	B510	PUSH	(R4,LR)				
	003396	0×0800D84E	0004	MOVS assert		VIC_PriorityGroup))			
3079 3080	003397 003398	0×0800D850 0×0800D854	F5B4	СМР	R4, #0×700		Not ex	ecuted	
3081 3082	003399	0×0800D856 0×0800D85A	F5B4	CMP	R4, #0×600		Not ex		
3083	003401	0×0800D85C	F5B4	CMP	R4, #0×500				
3084 3085	003402 003403	0×0800D860 0×0800D862	F5B4	CMP	R4, #0×400		Not ex		
3086 3087	003404	0×0800D866 0×0800D868	F5B4	CMP	R4, #0×300		Not ex	ecuted	
3088	003406	0×0800D86C					Not ex	ecuted	
3089	003407	0×0800D86E	E004	в	riorityGroupConfig_0: ??NVIC_PriorityGroupConfig_	_2			
				SCB->A ??NVIC_P	riorityGroupConfig_2:	C_PriorityGroup;			
	003408	0×0800D87A 0×0800D87E	F8DF 6800	LDR.W	R0, [PC, #0×58] R0, [R0]				
	003410	0×0800D880 0×0800D882	4901 4321	LDR ORRS	R1, [PC, #0×4]				
3091 3092		U×U8U0D882		ORRS	R1, R1, R4 R1, [R0, #0×C]				
3090 3091 3092 3093 3094	003411 003412	0×0800D884	60C1	SIR					
3091 3092 3093 3094	003412) POP					
3091 3092 3093		0×0800D884 0×0800D886 0×0800BFCA	60C1 BD10 4876	}	<pre>{R4,PC} k_SetReload(900000); R0, [PC, #0x1D8]</pre>				

1 1 2	5 4 6 2	5 77 77 X -			
.c glcd_l	I.c stm32f10x	_nvic.c		▼ x Disassembly	
193	ifdef DEB debug(); endif	UG		Go to Memory Memory	
195 #	endif			08008FA4 DDC0 BLE 0x8008F28	
196 197 198 199	ENTR_CRT	_SECTION();		0800BFA6 0800 LSR5 R0, R0, #0x0 void main(void)	
198	// Init Clk_Init	clock system ();		main:	
200	// NUIC	init		main: .text_4: DRDDFa& R510 PUSH (R4.JR)	
202 # 203	ifndef E ∕* Set t	MB_FLASH he Vector Tal	ble base]	0800PEAA P022 SUP SP 40×20	
203 204 205 #	NUIC_Set	VectorTable(VECT_TAB_FLA	NUIC_Vect1 SH */	Cab_RAM, 0x0); Occurrent 0800BFAC F001F8A8 BL debug ENTR CRT SECTION(); ENTR	
206 207	/* Set t NUIC_Set	he Vector Ta VectorTable(ble base] NUIC_Vect1	location at 0x080000000 */	in
208 #				PriorityGroup_4); Clk_Init 0800BFB4 F7FFF62 BL Clk_Init NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0); NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0); NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);	
210 211	CC Punta			and 6 is with input shall be ONUS /UCIK/8 defaul 08008FB8 2100 MOVS R1, #0×0	
212 213	SysTick_ // Enabl	SetReload(90 e SysTick in	0000); terrupt	Bach 9.13 With injuct clock equal to finz (RGLA'S, defaul 08008F8E FolfC6S BL NVIC_Servector NVIC_PriorityGroup.310 08008F62 F44F704 MOV R0, #0X8010	Table
214	SysTick_ SysTick	ITConfig(ENA CounterCmd(S	BLE); ysTick Cou	D800BFC6 F001FC41 BL NVIC_PriorityG	iroupConfig
216					
218 219 220	CC APP?	enable clock	and relea	Ase Reset	oad
220	RCC APP2	PawinhClockC		IfB22Periph_EPI06, DISABLE); 08008F00 2001 MOVS R0, #OXI PB22Periph_CPI06, DISABLE); 08008F00 2001 MOVS R0, #OXI PB22Periph_CPI06 08008F00 2001 MOVS R0, #OXI	'i g
221 222 223	200_ni b2	ipnoiocku		Decompose and the second	enCmd
224	CRIO I	+Ptunotum- P			DISABLE):
223 224 225 226 227	GPIO_Ini	tStructure.G	PIO_Mode	B1_MGX1: Construct Lines/Construct Lin	
	GPI0_Ini GPI0_Ini	t(B1_PORT, &	GPIO_Speed GPIO_InitS		ResetCmd
229 230 231	GPI0_Ini	t§tructure.G	PIO_Pin =	B2_MASK; RCC_APB2Periph_GPIOG,	ENABLE):
231 232 233	GPIO_Ini GPIO_Ini	tStructure.G tStructure.G	PIO_Mode PIO_Speed	B2_MBSK: IRCC_AFP2Partitic_GDIGG. CP10_Mode_IN_FLOATING; 0800BFEG F14F7002 - GP10_Speed_50MHz; 0800BFEG F14F7002 Functure): DF7FFA20_BL	
234			GPIO_Init8	Structure); 08000FEC F7FFFA20 BL RCC_AP82Periph GPIO_InitStructure.GPIO_Pin BL MASK1 08000FFC F44F7080 MOV R0, #0x100	ClockCmd
235 236		SECTION();		D800BEE4 E8AD0000 STRH B0. [SP]	
237	// AN_TR	port and AD e ADC1 and G	C init PIOC clock	22Periph_ADC1 RCC_APB2Periph_GPIOC, DISABLE); 22Periph_ADC1 RCC_APB2Periph_GPIOC, ENABLE); 22Periph_ADC1 RCC_APB2Periph_GPIOC, ENABLE);	DATING:
239	RCC APB2	PerinhResetC	nd (RCC_API	PREMITE ADDA & RECARDADERICE ADDARDERS	
240	RCC APB2	PeriphClockC	nd <rcc ape<="" th=""><th>S2Perinh ADC1 i RCC APB2Perinh GPIOC, DISMBLE/; S2Perinh ADC1 i RCC APB2Perinh GPIOC, ENABLE/;</th><th>121</th></rcc>	S2Perinh ADC1 i RCC APB2Perinh GPIOC, DISMBLE/; S2Perinh ADC1 i RCC APB2Perinh GPIOC, ENABLE/;	121
240		PeriphClockC	nd <rcc_api< th=""><th>Szeriph_NOC1 NCC_AFBZFPriph_GFIOC, ENABLE);</th><th>12:</th></rcc_api<>	Szeriph_NOC1 NCC_AFBZFPriph_GFIOC, ENABLE);	12:
	- - 82			ZZPOSIDALADCI I RCC_APBZPOSIDA_GPIOC. ENABLES:	121
ndex	Frame	Address	Opcode	Image: State of the state o	12:
ndex 002368 002403	Frame 002686 002721	Address 0x0800B5A4 0x0800BEBE	Opcode 8510 2800	Image: State of the state o	12:
ndex 002368 002403 002407 002442	Frame 002686 002721 002725 002760	Address 0x0800B5A4 0x0800BEBE 0x0800B5A4 0x0800BEBE	Opcode 8510 2800 8510 2800	Image: State	12:
ndex 02368 02403 02407 02442 02442	Frame 002686 002721 002725 002760 002764	Address 0x0800B5A4 0x0800B5BE 0x0800B5B4 0x0800B5B4 0x0800B5A4	Opcode B510 2800 B510 2800 B510	zzperiph_ABCI i RCC_APBZPeriph_GPIOC, ENNBLEY; grue_intractic/cure.optio_speed = optio_speed tube Trace	12 <u>:</u>
ndex 002368 002403 002407 002442 002446 002481 002485	Frame 002686 002721 002725 002760 002764 002799 002803	Address 0x0800B5A4 0x0800B5A4 0x0800B5A4 0x0800B5A4 0x0800B5A4 0x0800B5A4	Opcode B510 2800 B510 2800 B510 2800 B510	ITrace Comment RCC_GetFlapStatus(U8) Comment RCC_GetFlapStatus(U8) Comment	21
ndex 002368 002403 002407 002442 002446 002481 002485 002520 002524	E 2::: Frame 002686 002721 002725 002760 002764 002803 002838 002838 002842	Address 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4	Opcode B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510	ITrace Comment RCC_GetFlapStatus(U8) Comment CLLINTSCUCCUPE.opt0.spece = opt0.spece.sum CLLINTSCUCCUPE.opt0.spece = opt0.spece.sum	
ndex 002368 002403 002407 002442 002446 002481 002485 002520 002524 002559	► 2 ± Frame 002686 002721 002725 002760 002764 002799 002803 002838 002842 002877	Address 0x080085A4 0x08008584 0x08008584 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4	Opcode B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800	zzperiuk_ABCI i RCC_APBZPeriuk_CPIOC. ENBLED:: graduutitstructure.optio_spece = optio_spece states Trace Comment Rcc_actFlagstatus(us) Comment Clk_Init() + 66 Rcc_actFlagstatus(us)	
ndex 002368 002403 002407 002442 002446 002481 002485 002520 002524 002559 002563 002598	► 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Address 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4	Opcode B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800	zzperiuk_ABCI i RCC_APB2Periuk_CPIOC. ENBLES:: gradIII_STRUCTURE.optioSPEE = optioSpeed_state Trace	
ndex 102368 102403 102407 102442 102446 102481 102481 102482 102529 102525 102525 102525 102525 102525 102525 102525 102525 102525 102555 102555 102555 102555 102555 102555 102555 102555 102555 1025	€ 5± Frame 002686 002721 002764 002764 002764 002764 002803 002838 002842 002877 002881 002916 002920 002955	Address 0x080085A4 0x080084 0x080085A4 0x080085A 0x080085A 0x080085 0x080085A 0x080085 0x08008 0x080085 0x080080	Opcode B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800	zzperijh_ABCI i RCC_APBZPerijh_CPIOC. ENBLED:: grad	
ndex 102368 102403 102407 102442 102446 102481 102485 102559 102559 102559 102563 102598 102602 102641	Frame 002686 002721 002725 002760 002761 002763 002803 002842 002842 002842 002842 002842 002857 002956 002955	Address 0x080085A4 0x080085 0x08008 0x080085 0x080085 0x080085 0	Opcode B510 2800 2800 280	zzperiuk_ABCI i RCC_APB2Periuk_CPIOC, ENNBLES; graduutitstructure.upd0_sees = up1_sees_tues Trace Comment RCC_GetFlagstatus(u8) Comment Clk_Init() + 66 RCC_GetFlagstatus(u8)	
ndex 002368 002403 0024407 002442 002481 002481 002524 002524 002524 002559 002563 002563 002602 002637 002641 002680	Frame 002686 002721 002725 002764 002799 002803 002838 002842 002877 002881 002842 002877 002881 002916 002925 002959 002998	Address 0x80085A4 0x80085A	Opcode B510 2800 2800 280	Image: Second Status (us) Comment Rcc_setPlaystatus (us) Comment Rcc_setPlaystatus (us) Rcc_setPlaystatus (us) Clk_init() + 66 Rcc_setPlaystatus (us)	
ndex 102368 102403 102407 102442 102442 102481 102485 102520 102524 102559 102563 102598 102602 102637 102641 102646 102646 102646 10264 10265 10255 10265 10265 10265 10265 10265 10265 10265 10265 10255 10255 10265 10265 10265 10265 10265 10265 10265 10265 10265 10265 10265 10265 10265 10265 10266 10266 10266 10266 10265 10266 10266 10266 10266 10265 10265 10266 10265 10266 10266 10265 102667 10267 10267 10267 10267 100	Frame 002686 002721 002760 002760 002760 002799 002803 002838 002842 002877 002881 002916 002920 002955 002959	Address 0x8008544 0x8008544 0x8008544 0x800854	Opcode B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 2800 8510 8510	zzPoribi.ABCI i RCC_APB2Poribi.CPIOC. ENBLED:: generative curre.optio.cpioc.sees = optio.cpice.stees Trace Comment Rcc_actPlayStatus(us) Comment Clk.Init() + 66 Rcc.actPlayStatus(us)	
ndex 002368 002403 002447 002442 002448 002481 002529 002529 002563 002563 002563 002662 002641 002680 0026715 002754	₽ 2± Frame 002686 002721 002760 002760 002750 002780 002838 002838 002842 002877 00295 00295 002956 002995 002998 002998 002998 0020307 003072	Address 0x8005A4 0x80	Opcode B510 2800 2800 B510 280	zzeribi_ABCI i RCC_APB2Peribi_COTOC, ENNBLES; generative curre.org/document Trace Comment RCC_GetPlagstatus(u8) Comment RCL_GetPlagstatus(u8) Comment RCL_GetPla	
ndex 002368 002403 0024403 002442 002446 002485 002529 002559 002559 002563 002563 002563 002602 002637 002646 002663 002663 002676 002675 002754 002758	₽ 2± Frame 002686 002721 002760 002760 002750 002780 002838 002838 002842 002916 002916 002936 002936 002940 002936 00295 002940 001995 002970 001037 003072 003076 003176	Address 0x080085A4 0x080085A 0x080085A4 0x080085A 0x080085 0x0800085 0x08000085 0x08000085 0x08000085 0x08000085 0x08000085 0	Opcode B510 2800 B510	zzeribi.abci i RCC_APB2Peribi.abci (ENBBLE); generative (unit structure.uppl).sees = up1_sees_ture. Trace Comment RCC_GetFlagstatus(us) Comment Clk.Init() + 66 RCC_GetFlagstatus(us)	
ndex 002368 002403 002442 002442 002446 002481 002520 002524 002524 002559 002602 002641 002641 002641 002641 002675 002675 002758	₽ 2± Frame 002686 002721 002760 002760 002760 002760 002780 002833 002842 002881 002881 00295 002955 00295 002959 00295 002959 002950 002970 001037 001037 001072 003076	Address 0x080085A4 0x080085A4 0x0800854 0x080085 0x0800085 0x0800085 0x08008 0x080085 0x080085 0x080085 0x080085 0	Opcode B\$10 2800 B\$10	zzPoribi.ABCI i RCC_APB2Poribi.CPIOC. ENBLES::	
ndex 102368 102403 102442 102442 102442 102448 102524 102524 102529 102529 102529 102529 102529 102529 102539 102529 102524 102529 102524 102529 1025259 1025259 1025259 1025259 1025259 1025259 1025259 102557 102559 102557 102559 102557 102559 102557 102557 102559 102557 102575 102575 1025758 102579 1025758 102579 102579 1025758 102579 102579 1025758 102579 102579 102579 102579 102579 102575 102579 102575 102579 10257575 1025757 1025757 102575 102575 102575 102575 102575 1	₽ 2± 002666 00721 00725 00760 00775 00760 007764 002764 002764 002764 002842 002842 002842 002842 002842 002842 002842 002847 002936 002936 002936 002936 002937 002037 0020072 002072 0021111 0071150 007154 007154	Address 0xx00005A1 0xx00005E4 0xx00005E6 0xx00005E0 0xx00005A0 0xx0005A0 0xx00055A0 0xx0055A0 0xx0055	Opcode B510 2800 B510 B510 B510 B510 B510 B510 B510 B510	Image Comment Rcc_setPlayStatus(u8) Comment Clk_init() + 66 Comment <	
ndex 102368 102407 102442 102481 102481 102485 102520 102524 102524 102526 102524 102559 102563 102598 102598 102598 102563 102637 102641 102637 102641 1026758 102758 102779 102758 102779 102836 102836 102875 102836 102875 102871	P 2± Prame 002686 002715 002715 002725 002764 002780 002888 002888 0028842 002888 0028816 002916 002916 002916 002916 002917 003072 003072 003072 0031150 003150 003189 003189	Address 0x00005A4 0x00005E4 0x00005A6 0x00005A6 0x00005A4 0x00005A0 0x0000000000	Opcode B510 2800 S510 2800 B510	zzeribi.abci i RCC_APB2Peribi.abci (ENBBLE); 	
ndex 102368 102403 102407 102442 102442 102448 102481 102485 102520 102524 102524 102526 102526 102559 102559 102559 102559 102563 102563 102663 102663 102675 102758 102832 102835 102855	P 2± Frame 022686 002715 002710 002725 022764 002784 002893 002803 002893 002803 0028916 002916 0029916 0029916 002994 002395 002395 0030072 0030072 0031070 0031070 003115 003154 003189 003193 003193 003291	Address 0x0800834 0x0800834 0x0800834 0x0800854 0x080854 0x080854 0x080854 0x080854 0x080854 0x080854 0x080854 0x080854 0x080854	Opcode B510 2800 B520 2800 B530 2800 B510 2810 B510 2810 B520 2810 B520 2810 B520 2810 B544	zzPoribi.ABCI i RCC_APB2Poribi.CPIOC. ENBLES;	
ndex 102368 102403 102407 102442 102446 102485 102520 102520 102559 102559 102559 102559 102681 102680 102754 102680 102754 102755 102680 102757 102836 102836 102836 102883 102883 102885 102895	P 2± Frame 022686 002710 02775 002721 02764 002780 02764 002802 02842 00842 02916 002916 002916 002916 002916 002916 002916 002013 002013 0010154 001154 001154 001202 0012020 002202	Address 0x00005At 0x0005At 0x0005	Opcode B5.0 2800 2800 B5.0 2800	zzPoribi.ABCI i RCC_APB2Poribi.CPIOC. ENBLES;	
ndex 102368 102403 102402 102442 102442 102442 102442 102442 102483 102593 102593 102593 102593 102637 102637 102637 102637 102637 102754 102754 102754 102754 102755 102759 102755 102759 102755 102759 102755 102759 102835 102855 102855 102755 102835 102835 102835 102835 102835 102835 102835 102835 102855 102855 102755 102855 102755 102855	P 2:2 Frame 00:2666 00:27:00 00:27:10 00:27:00 00:27:00 00:27:00 00:27:00 00:27:00 00:27:00 00:27:00 00:27:00 00:28:00 00:28:00 00:28:00 00:28:00 00:28:00 00:28:00 00:29:00 00:29:00 00:29:00 00:29:00 00:29:00 00:29:00 00:29:00 00:07:00 00:10:10 00:01:10 00:11:10 00:01:10 00:11:10 00:01:10 00:11:10 00:01:10 00:11:10 00:01:10 00:11:10 00:01:10 00:11:10 00:01:10 00:11:10 00:01:10 00:11:10 00:01:10 00:11:10 00:01:10 00:01:10 00:01:10 00:01:10 00:01:10 00:01:10 00:01:10 00:01:20 00:01:10 00:01:20 00:01:10 <	Address Ox00005A1 Ox00005A1 Ox00005A Ox0005A Ox005A Ox0	Opcode B5.0 2800 8500 8500 8500 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 8510 8510 8510 8510 8510	zzeribi.ABCI i RCC_APB2Peribi.CPIOC. ENBLES::	
ndex 102368 102403 102407 102442 102446 102485 102524 102559 102524 102559 102524 102559 102524 102559 102524 102529 102524 102529 102637 102647 102672	Rame Prane 002602 002760 002760 002761 002760 002761 002761 002761 002761 002762 002763 002831 002945 002244 002244 002244	Address 0x000054 0x0000554 0x0000556 0x000556 0x0000556 0x000556 0x000556 0x000556 0x000556 0x000556 0x000556 0x0	Opcode B510	zzeribi.ABCI i RCC_APB2Peribi.CPIOC, ENBLES;	<u></u>
ndex 102360 102403 102402 102442 102442 102481 102481 102481 102481 102481 102481 102481 102481 102481 102481 102524 102524 102524 102524 1026275 1026275 102751 102675 102755 102755 102755 102755 102755 102755 102755 102755 102755 102755 102755 102855 10295	P 2:2 Frame 0:0:685 0:0:265 0:0:7:60 0:0:27:60 0:0:7:60 0:0:27:61 0:0:7:60 0:0:27:61 0:0:2:61 0:0:28:13 0:0:2:81 0:0:29:0 0:0:2:95 0:0:29:59 0:0:2:95 0:0:29:59 0:0:2:95 0:0:29:50 0:0:2:0:0 0:0:20:07:0 0:0:0:0:0 0:0:11:0 0:0:0:0:0 0:0:11:0 0:0:0:0:0 0:0:11:0 0:0:0:0:0 0:0:12:0 0:0:0:0:0 0:0:12:0 0:0:0:0:0 0:0:12:0 0:0:0:0:0:0 0:0:12:0 0:0:0:0:0:0 0:0:12:0 0:0:0:0:0:0 0:0:12:0 0:0:0:0:0:0 0:0:12:0 0:0:0:0:0:0	Address 0x030005A4 0x030005A4 0x030005A 0x030005A 0x030005A 0x030005A 0x030005A 0x030005A0 0x030005E0 0x03005E0 0	Opcode B510 B510 2800 B510 B510 B510 B510 B510 2000 2500 B510 2500	zzeribi.ABCI i RCC_APHZPeribi.CPIOC. ENNBLES; 	
ndex 102368 102402 102402 102442 102442 102442 102442 102442 102442 102482 102524 102524 102524 102524 102524 102524 102524 102524 102524 102687 102687 102681 102797 102832 102797 102832 102797 102835 102797 102835 102932 102932 102932 102932 102932 102942 102942 102945	P 22 Frame 002686 002710 002710 002750 002760 002760 002763 002802 002838 002802 002847 002802 002850 002950 002959 002959 002994 002959 002994 002959 002995 003150 003111 003150 003150 003150 0032201 0032201 0032201 0032201 0032201 0032202 0032241 003243 003243	Address 0xx00065A 0xx00065A 0xx00065A 0xx00065A 0xx00065A 0xx00065A 0xx00065A 0xx0005A 0xx005A 0xx005 0xx00	Opcode B510 2800 B500 B500 B510 2800 B510	zzeribi.abci i RCC_APB2Peribi.CPIOC, ENNBLES; 	
ndex n02368 102360 102403 102402 102442 102446 102481 102481 102481 102481 102481 102481 102520 102524 102529 102595 102641 102595 102641 102675 102675 102835 102835 102835 102835 102835 102845 10285 10295 10	P 2z Prame 002686 002725 002721 002725 002723 002725 002723 0027299 002838 002838 002847 002839 002839 002847 002894 002995 002994 002994 002994 002995 002994 002994 002998 003007 003076 0031150 003189 0032201 003221 003224 003241 0032279 0032279 0032270 0032279 0032270 0032279 0032279 003279 0032279 003277 003279 003279	Address 0xx0005A4 0xx0005A4 0xx0005A4 0xx0005A4 0xx0005A4 0xx0005A4 0xx0005A4 0xx0005A4 0xx0005A 0xx0005A 0xx0005A 0xx0005A4 0xx005A4 0xx05 0xx005A4 0xx005A4 0xx05A4 0xx005A4 0xx005A4 0xx0	Opcode B510 2800 B510 2801 2802 2800 B510 B510 B510 2800 B510 2800 B510 2800 B510 B510 2800 B510 B510 B510 2800 B510 2001 B510 B510 B510 B510 B510 B510	zzeribi.ABCI i RCC_APB2Peribi.CPIOC, ENNBLES; <pre></pre>	
ndex ndex 102360 102403 102403 102442 102442 102448 102481 102481 102481 102481 102481 102481 102481 102590 102590 102590 102590 102590 102591 102793 102793 102891 102892 102892 102892 102892 102996 102990 102992 10	Rame Prane Prane 002602 002760 002760 002760 0027790 002811 00291 00291 002831 00291 00291 00291 00291 00291 00291 00291 00291 00291 00291 00291 00291 00291 00291 00291 002111 002111 002111 002201 002201 002202 00221 002241 002242 002243 002241 002242 002260 002241 002260 002307 003305 003305	Address 0x000054 0x00054 0x00054 0x00054 0x00054 0x00054 0x00054 0x0	Opcode B510 B510 B510 B510 <	ZZPORIDILARCI I RCC_APB2PORIDIL_CPIOC. ENNBLES; Image: Comment Trace Comment RCC_setPlayStatus(u8) Clk.Init() + 66 RCC_setPlayStatus(u8) Clk.Init() + 66 <td></td>	
ndex 102368 102403 102402 102442 102448 102481 102485 102481 102485 102520 102520 102520 102520 102520 102520 102520 102520 102685 102968	P 22 Frame 002686 0012710 0012710 0012710 002760 0012710 002760 0012700 002760 0012710 002760 0012700 002764 0012760 002763 0012803 002843 0012803 002959 0012950 002959 0010170 0010077 0010151 001150 001150 001150 0012261 0012243 0012226 0012279 0012226 0012243 0012262 001279 0012263 001272 0012264 0012265 0012265 0013279 0012265 0013279 0013279 0013279 0013279 0013279 0012264 0013279 0013279 0013279 0013279 0013279 0013279 0013279	Address Ox00005A Ox0005A Ox005A Ox005	Opcode B510 2800 B510 2000 B510 2000 B510 S100 B510 S100 B510 S100 S101 S102 S103	ZPP:ribh_ABCI i RCC_APB2P:ribh_CPIOC; ENNBLES; Image: Comment in the image: Comment in the image: Comment imag	
ndex nd2360 102360 102403 102403 102402 102442 102448 102481 102481 102481 102510 102510 102510 102510 102510 102510 102510 102510 102510 102510 102510 102611 102610 102611 102610 102611 1026	P 22 Frame 002686 001721 001721 001750 001721 001750 001750 001760 001760 001761 001760 001762 001760 001763 001881 001801 001881 001801 001881 001950 001995 001950 001995 001950 001995 001150 001150 001150 0012261 0012241 0012241 0012241 0012242 0013279 0013279 0013279 0013279 0013279 0013279 0013242 0013279 0013279 0013279 0013279 0013279 0013279 0013279 0013279 0013279 0013279 0013279 0013270 0013279 0013274 0013279 0013274 0013274	Address 0x00005A 0x00005A 0x00005A 0x00005E 0x00005E 0x00005E 0x00005A 0x0005A 0x005A 0x05A 0x05	Opcode B510 2800 B510 2002 2002 2002 2001 S10 S10 B510 S10 <	ZPP:Fibh_ABCI i RCC_APB2Peribh_CPIOC: ENBLES; Image: Comment in the image: Comment in the image: Comment in the image: Comment image: Commen	
ndex ndex 10356 10576 10576 10576 10576 10576 10576 10576 10576 10576 10576 10576 10576 10576 10576 10576 10576 105770 105780 105770 105780 105780 105780 105780 105780 105780 105780 105970 105070 105070 105070 105070 105070 105	P 22 Frame 002685 002760 002760 002770 002770 002760 002760 002833 003834 002833 002843 002956 002955 002956 002959 002959 002959 002395 002395 0023072 003072 003115 003123 003223 003224 003224 003224 0032277 003227 0032270 003227 0032270 003227 0032270 003327 0032277 003327 0032270 003327 0033277 003327 0033280 003327	Address Addres	Opcode B510 B510 2800 B510 2000 B510 2000 B510 2000 B510 2000 B510 2000 B510 2000 B510 2000 B510 2000 <	ZEPERIDILARCI I RCC_APUE2PERIDIL_CPICC: ENNBLES; Image: Content in Structure.upput_Status (us) Trace Comment RCC_certIagStatus (us) Comment Clk_Init() + 66 RCC_certIagStatus (us) Clk_Init() + 66 RCC_ertIagStatus (us) Clk_Init() + 66 RCC_ertIagStatus (us) Clk_Init() + 66 RCC_ertIagStatus (us) Clk_Init() + 68 RCC_ertIagStatus (us) Clk_Init() + 104 RCC_ertIagStatus (us)	
ndex ndbx n03560 n03564 n03564 n03564 n02561 n02561 n02561 n02563 n02563 n02563 n02563 n02563 n02563 n02563 n02563 n02563 n02563 n02563 n02575 n02662 n02671 n02675	P 2:2 Frame 00:266 00:2760 00:2760 00:2750 00:2764 00:2750 00:2764 00:2759 00:2843 00:2843 00:2843 00:2920 00:2959 00:2959 00:2959 00:2959 00:3939 00:111 00:2155 00:3150 00:3150 00:3150 00:3226 00:3226 00:3226 00:3227 00:3277 00:3277 00:3277 00:3149 00:3249 00:3249 00:3277 00:3277 00:3372 00:3149 10:3149 00:3277 00:3072 00:3172 00:372	Address 0x00005At 0x0005At 0x00	Opcode B5.0 2800 2800 B5.0 2000 B5.0 2000 B5.0 2000 B5.0 2000 000 2000 2000	ZZPOFIDILARCI I RCC_APHZPOFIDIL_CPIOC. ENNBLEY:	
ndex ndex n02368 n02362 n02403 n02403 n02402 n02402 n02402 n02402 n02402 n02402 n02524 n02524 n02525 n0255	Rame Prane 002602 002711 002760 002760 002760 0027790 002812 002812 002812 002812 002812 002916 002916 002916 002916 002917 003994 0030072 003072 003115 003115 003224 003224 0032270 0032270 003224 0032270 003305 003305 003327 003305 003305 003324 003305 003327 003324 003305 003327 003329 003319 003329 003371 003371	Address Add	Opcode B510 B510 B510 2800 B510 2000 B510 2010 B510 2010 B510 2010 B510 2010 B510 2010 B510 2010 B510	ZPP=ribh_ABCI i RCC_APB2Peribh_CPIOC. ENNBLES; Image: Comment in the second of the s	121

CHAPTER 9

🛎 🖬 (J-LINK LOOIS	Window Help						
	🗊 🖨 X	l 🖻 💼 κ τ		< >> > > > < > > < > < > < > < >	. 🛃 🕹					
1 2		5 77 77 X								
c glcd_ll.e		nvic.c			* ×	Disassembly				
74	SCB->HFS		FF;		Ξ,	Goto	Me Me	emory	▼ ■	
76 >			er;			.text_66	2 4770 BX		LR	
78 /*	Function Descript	******	*******	***************************************		DMA2_Char	ne]1_IRQHand]er:			
79 × 80 ×	Function Descript	Name : NUI ion : Con	C_Priority figures the	www.onity pww.onity y y y generity grouping: pre-emption priority y y generity specifies the priority grouping bits parameter can be one of the following values: inityGroup 2: 8 bits for pre-emption priority		DMA2_Char .text_67	nnel1_IRQHandler: nnel1_IRQHandler: 44 4770 BX			
81 × 82 ×	Descript Input	and : - N	subpriori VIC Priori	y. "Group: specifies the priority grouping bits					LR	
83 *		ï	ength. This	parameter can be one of the following values:		DMA2_Char DMA2_Char	nel2_IRQHandler: nel2_IRQHandler:			
85 *			4 bits	for subpriority			6 4770 BX		LR	
86 * 87 *			3 bits	for subpriority for subpriority for subpriority for subpriority for subpriority for subpriority		DMA2_Char	nel3_IRQHandler:			
88 × 89 ×			- NUIC_P	<pre>*iorityGroup_2: 2 bits for pre-emption priority for subpriority 'iorityGroup_3: 3 bits for pre-emption priority</pre>		DMA2_Char .text_69	nnel3_IRQHandler: nnel3_IRQHandler: 48 4770 BX			
90 × 91 ×			- NUIC_P 1 bits	<pre>viorityGroup_3: 3 bits for pre-emption priority for subpriority</pre>					LR	
92 × 93 ×			- NUIC_P	for subpriority iorityGroup 4: 4 bits for pre-emption priority for subpriority		DMA2_Char DMA2_Char	<pre>inel4_5_IRQHandler: inel4_5_IRQHandler:</pre>			
94 *	Output	: Non	e	<pre>iorityGroup_2: 2 bits for pre-emption priority for subpriority iorityGroup_3: 3 bits for pre-emption priority iorityGroup_4: 4 bits for pre-emption priority for subpriority ?************************************</pre>		.text_70	nnel4_5_IRQHandler: nnel4_5_IRQHandler: A 4770 BX		LR	
96 **	*******	******	******	***************************************		COLO NATO	PT-TOFT-CyGroupCoff	'iq(u32 N	VIC_PriorityGroup)	
9700 98 (99	Id NUIC_	PriorityGrou	pConf 1g(u3)	NUIC_PriorityGroup)		NOTE DOL	rityGroupConfig:			
100	/* Check assert_p	the paramete aram(IS_NUIC	PRIORITY	GROUP <nuic_prioritygroup>>;</nuic_prioritygroup>		.text_5:	in tygroupConfig: C 8510 PUSH E 0004 MOVS		(R4.LR)	
						0800D8	E 0004 MOVS	RITY GRO	R4, R0 UP(NVIC PriorityGrounl):	
103 104 >	SCB->AIR	CR = AIRCR_U	ECTREY_MASI	according to NUIC_PriorityGroup value */ {		080008	0 F5B46FE0 CMP 4 D00B BF0		R4, #0x700 ??NVIC PriorityGroupConfig 0	
105				*****		080008	6 F5B46FC0 CMP		<pre>(R4,LR) R4, R0 WF(NVIC_PriorityGroup)); R4, #0x700 77NVIC_PriorityGroupConfig_0 77NVIC_PriorityGroupConfig_0 77NVIC_PriorityGroupConfig_0 77NVIC_PriorityGroupConfig_0 77NVIC_PriorityGroupConfig_0 84, #0x400</pre>	
105 /*	Function Descript	Name : NUI	C_Init			080008	C F5B46FA0 CMP		R4, #0×500 22NVTC PriorityGroupConfig 0	
		ion : Ini par	tializes t ameters in	WIC peripheral according to the specified the NUIC_InitStruct.		080008	2 F5B46F80 CMP		R4, #0x400	
110 × 111 ×	Input	: - N	VIC_InitSt hat contain	www.www.www.www.www.www.www.www.www.ww		080008	56 D002 BEQ 58 F5B47F40 CMP 56 D100 BNF		R4, #0x300 ??NVIC_PriorityGroupConfig_1	
112 *	Output	: Non	pecified N	JIC peripheral.		??NVIC_P	38 F5B47F40 CMP SC D100 BNE sionityGroupConfig_ 5E E004 B sionityGroupConfig_ 70 2164 MOVS 72 F8DF005C LDR.W 76 F7FEFCAB BL 1900 - ATCC VECTVE	.0:	??NVIC_PriorityGroupConfig_2	
114 *	Output Return	: Non	e			??NVIC_P	iorityGroupConfig_	1:		
115 ** 116 <mark>vo</mark>	id NUIC_		itTypeDef*	NUIC_InitStruct)		080008	2 F8DF005C LDR.W	1	R0, [PC, #0×5C]	
1174				= 0×00, tmpmask = 0×00;		SCB->A	6 F/FEFCAB BL IRCR = AIRCR_VECTKE	Y_MASK	R1, #0x64 R0, [PC, #0x5C] assert_failed _NVIC_PriorityGroup:	
119 120	u32 tmpp	re = 0, tmps	$ub = 0 \times 0F;$			080008	IRCR = AIRCR_VECTKE 'IorityGroupConfig_ 'A F8DF0058 LDR.W 'E 6800 LDR	2:	R0, [PC, #0×58] R0, [R0]	
121	∕* Check	the paramet	ers */		<u> </u>	1	E 6800 LDR		R0, [R0]	
	-				<u> </u>					-
	82	1								-
dex 2368	Frame 002.686	Address 0x0800B5A4	Opcode B510	Trace Comment RCC_GetFlagStatus(u8)						-
2403	002721	0×0800BEBE 0×0800B5A4	2800 8510	Clk_Init() + 66 RCC_GetFlagStatus(u8)						
442	002725	5X000005A4								
446	002760	0×0800BEBE	2800	Clk_Init() + 66						
	002764	0X0800B5A4	B510	Clk_Init() + 66 RCC_GetFlagStatus(u8)						
2481	002764 002799 002803	0x0800B5A4 0x0800BEBE 0x0800B5A4	8510 2800 8510	Clk_Init() + 66 RCC_GetFlagStatus(u8) Clk_Init() + 66 RCC_GetFlagStatus(u8)						
481 485 520	002764	0x0800B5A4 0x0800BEBE 0x0800B5A4 0x0800BEBE 0x0800B5A4	B510 2800	Clk_Init() + 66 RCC_GetFlagStatus(u8) Clk_Init() + 66						
481 485 520 524	002764 002799 002803 002838 002842 002842	0x0800B5A4 0x0800BEBE 0x0800B5A4 0x0800BEBE 0x0800B5A4 0x0800BEBE	B510 2800 B510 2800 B510 2800	Clk_Init() + 66 RcC_6terHagstatus(U8) Clk_Init() + 66 RcC_6terHagstatus(U8) RcC_6terHagstatus(U8) Clk_Init() + 66						
481 485 520 524 559 563 598	002764 002799 002803 002838 002842 002877 002881 002916	0x0800B5A4 0x0800BEBE 0x0800B5A4 0x0800B5BE 0x0800B5A4 0x0800BEBE 0x0800B5A4 0x0800BEBE	B510 2800 B510 2800 B510 2800 B510 2800	Clk_Init() + 66 RC_6tef1agstatus(u8) Clk_Init() + 66 RC_6tef1agstatus(u8) Clk_Init() agstatus(u8) Clk_Init() + 66 RC_6tef1agstatus(u8) Clk_Init() + 66						
481 485 520 524 559 563 598 602	002764 002799 002803 002838 002842 002877 002881 002916 002920	0x0800B5A4 0x0800B5BE 0x0800B5A4 0x0800B5A4 0x0800B5A4 0x0800B5A4 0x0800B5A4 0x0800B5BE 0x0800B5A4	B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510	<pre>Clk_Init() + 66 RCC_setFlagstatus(u8) Clk_Init() + 66</pre>						
481 485 520 524 559 563 598 602 637 641	002764 002799 002803 002838 002842 002877 002881 002916 002920 002955 002959	0x0800B5A4 0x0800B5B4 0x0800B5B4 0x0800B5B4 0x0800B5B4 0x0800B5B4 0x0800B5B4 0x0800B5B4 0x0800B5B4 0x0800B5B4 0x0800B5B4	B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510	<pre>Clk_Init() + 66 RC_GetFlagstatus(u8) Clk_Init() + 66</pre>						
481 485 520 559 563 598 602 637 641 676	002764 002799 002803 002838 002842 002877 002881 002916 002920 002955 002959 002994	0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4	B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800	Clk_Init() + 66 RCC_6EF1agstatus(u8) Clk_Init() + 66 RCC_6EF1agstatus(u8) Clk_Init() + 66 RCC_6EF1agstatus(u8) Clk_Init() + 66 RCC_6EF1agstatus(u8) Clk_Init() + 66 RCC_6EF1agstatus(u8) Clk_Init() + 66 RCC_6EF1agstatus(u8) Clk_Init() + 66						
481 485 520 524 559 563 598 602 637 641 6676 680 715	002764 002799 002803 002838 002842 002877 002881 002916 002920 002955 002959 002994 002998 002998	0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4	8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800	Clk_Init() + 66 RCC_detFlagstatus(u8) Clk_Init() + 66						
481 485 520 524 559 563 598 602 637 641 676 680 715 719	002764 002799 002803 002838 002842 002877 002881 002916 002920 002955 002955 002959 002994 002998 003033 003037	0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4	8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510	Clk_Init() + 66 RC_GetFlagstatus(u8) Clk_Init() + 66 RC_GetFlagstatus(u8) Clk_Init() + 66 RC_GetFlagstatus(u8) Clk_Init() + 66 RC_GetFlagstatus(u8) Clk_Init() + 66 RC_GetFlagstatus(u8) RC_GetFlagstatus(u8) RC_GetFlagstatus(u8) RC_GetFlagstatus(u8) RC_GetFlagstatus(u8)						
481 485 520 524 559 563 598 602 637 641 676 680 715 719 754 758	002764 002799 002803 002842 002877 002881 002916 002920 002955 002959 002994 002998 002998 003033 003037 003076	0x8008544 0x8008544 0x8008554 0x8008554 0x8008554 0x8008554 0x8008554 0x8008554 0x8008554 0x8008554 0x8008549 0x8008544 0x8008544 0x8008544 0x8008544	8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510	Clk_Init() + 66 RCC_detFlagStatus(U8) Clk_Init() + 66 RCC_detFlagStatus(U8) Clk_Init() + 66 RCC_detFlagStatus(U8) Clk_Init() + 66 RCC_detFlagStatus(U8) Clk_Init() + 66 RCC_detFlagStatus(U8) Clk_Init() + 66 RCC_detFlagStatus(U8) RCC_detFlagStatus(U8) RCC_detFlagStatus(U8) RCC_detFlagStatus(U8) RCC_detFlagStatus(U8) RCC_detFlagStatus(U8)						
481 485 520 524 559 563 602 637 641 676 680 715 719 754 758 793	002764 002799 002803 002838 002842 002877 002881 002916 002920 002955 002959 002994 002998 003037 003072 003076 003111	0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4 0x080085A4	B510 2800	Clk_Init() + 66 RCC_detFlagStatus(u8) Clk_Init() + 66						
481 485 520 524 559 602 637 641 676 680 715 719 754 758 793 797 832	002764 002799 002803 002838 002847 002847 002916 002920 002955 002994 002998 002994 002998 002999 002994 002998 003037 003072 003072 003071 003150	0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x0800854 0x0800854 0x0800854 0x0800854 0x0800854 0x0800854 0x0800854 0x0800854 0x0800854 0x0800854 0x0800854	B510 2800	Clk_Init() + 66 RCC_detFlagStatus(U8) Clk_Init() + 66 RCC_detFlagStatus(U8)						
481 485 520 524 559 563 598 602 6641 6641 6641 6660 715 6641 676 6680 7715 7754 7754 7758 7793 7797 8832 8836	002764 002838 002838 002838 002842 002842 002916 002916 002959 002994 002959 002994 002959 002994 002959 002994 003033 003072 003076 003115 003115	0x08008544 0x08008546 0x08008546 0x08008546 0x08008546 0x08008546 0x08008544 0x08008544 0x08008554 0x08008554 0x08008544 0x08008544 0x0800854 0x0800854 0x0800854 0x0800854 0x0800854	B510 2800	Clk_Init() + 66 RC_GetFlagstatus(u8) Clk_Init() + 66 RC_GetFlagstatus(u8)						
481 485 520 559 563 598 602 641 676 680 715 719 754 758 797 832 836 871	002764 002838 002838 002838 002842 002877 002841 002959 002955 002959 002955 002959 002955 002955 002955 002955 002955 002955 002955 002955 002955 002955 002955 002955 002955 002955 002955 002955 002955 003033 003031 003031 00315 0000000000	0x08008544 0x08008545 0x08008545 0x08008545 0x08008545 0x08008545 0x08008545 0x08008545 0x08008545 0x08008544 0x0800854 0x080854 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x08008544 0x0800854 0x080085440x08008544 0x08008544 0x080085440x08008544 0x08008544 0x080085440x0808544 0x080085440x0808544 0x0800	B510 2800 2800 2800 2800 2800 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801 2801	Clk_Init() + 66 RCC_detFlagStatus(u8) Clk_Init() + 66						
481 485 520 524 559 563 598 602 637 641 676 680 715 754 758 793 754 836 871 836 875 883	002764 002838 002838 002842 002877 002877 002841 002916 002950 002959 002959 002995 002999 002999 002999 003037 003072 003072 003072 003072 003150 003150 003159 003159 003193	0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8000544 0x8005544 0x8000544 0x8005556 0x8005556	B510 2800 B510 2800 B510 2800 2800 2800 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 2800 2800 2800 2800 2800 2800 28	Clk_Init() + 66 RC_GetFlagStatus(U8) Clk_Init() + 76						
481 485 520 524 559 602 637 641 6676 680 715 754 754 754 754 754 793 797 832 836 883 885 906	002764 002799 002803 002881 002842 002871 002871 002916 0029216 0029294 002994 002995 002994 002995 002995 002995 002995 002995 003072 003072 003072 003072 003072 003072 003114 003150 003154 003154 003154	0x0800854 0x0800854	B510 2800 B510 2810 B510 2810 B510 2810 B510 2810 B510 P44F B510 2000	Clk_Init() + 66 RCC_detFlagStatus(U8) Clk_Init() + 76 RCC_detFlagStatus(U8) Clk_Init() + 76 RCC_detFlagStatus(U8) RCC_detF						
481 485 520 524 559 662 662 662 663 715 6641 6660 715 719 754 739 832 836 871 832 883 885 883 885 906 908	002764 002799 002803 002842 002877 002877 002887 002986 002980 002996 002999 002999 002999 002999 002999 002999 003077 003077 003076 003115 003151 003154 003193 003201	0x08008544 0x08008546 0x0800854 0x0800800	B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 2800 8510 2800 2800 2800 2800 2800 2800 2800 28	Clk_Init() + 66 RCC_5etFlagStatus(u8) Clk_Init() + 76 RCC_5etFlagStatus(u8) Clk_Init() + 76 RCC_5etFlagStatus(u8) RCC_5e						
481 485 520 524 559 602 637 661 676 680 715 775 836 871 832 836 871 837 883 885 8875 883 885 8906 908 923 925	002764 002799 002803 002842 002842 002842 002842 002940 002916 002916 002916 002959 002959 002959 002959 003076 003015 003076 003015 0030150 0031150 0031150 0031150 003150 003126 003241 003224	0x00005A4 0x00005E4 0x00005E4 0x00005A1 0x00005A1 0x00005A1 0x00005A1 0x00005A1 0x00005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x00055A0 0x00	8510 2800 8510 8510 8510 8510 8510 8510 8510 8	Clk_Init() + 66 RC_GetFlagStatus(U8) Clk_Init() + 66 RC_GETClagStatus(U8) Clk_Init() + 66 RC_GETClagStatus(U8) Clk_Init() + 60 RC_GETClagStatus(U8) Clk_Init() + 60 RC_GETCLAGSTATUS(U8) RC_GET						
481 485 520 524 559 558 602 661 660 715 661 660 715 758 875 882 883 883 883 883 885 906 902 992 9942	002764 002799 002803 002881 002842 002871 002871 002916 0029216 0029294 002994 002994 002995 002994 002995 002995 002995 003037 003072 003072 003072 003072 003150 003154 003154 003154 003124 003226	0x80005A4 0x0800065A4 0x0800065A4 0x0800065A4 0x0800065A4 0x08000640000000000000000000000000000000	B510 2800 B510 P44F B510 P44F	Clk_Init() + 66 RC_defTagstatus(u8) Clk_Init() + 64 RC_defTagstatus(u8) Clk_Init() + 64 RC_defTagstatus(u8) RC_defTags						
481 485 520 524 559 558 602 661 680 715 661 680 715 758 877 832 883 883 883 883 883 883 883 906 908 923 944 959	002764 002799 002803 002881 002842 002842 002870 002956 002959 002959 002959 002996 002996 003037 003076 003076 003150 003150 003154 003154 003154 0031243 003226 003243	0x00005A4 0x0005A4 0x00	B510 2800	Clk_Init() + 66 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 84 RCC_detFlagStatus(u8) Clk_Init() + 84 RCC_detFlagStatus(u8) RCC_det						
481 485 520 524 559 559 559 558 558 558 602 637 715 719 758 775 832 8871 8875 8885 906 923 9242 944 959 942	002764 002799 002803 002881 002842 002842 002842 002959 002959 002959 002959 002959 002959 002959 002959 003077 003070 003150 003150 003150 003150 003150 003150 003150 003241 003224 003241 003241	0x00005A4 0x00005E4 0x00005E4 0x00005A1 0x00005A1 0x00005A4 0x0000	8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 8510 8510 8510 8510 8510 8510 8	Clk_Init() + 66 RC_defTagstatus(u8) Clk_Init() + 100 RC_defTagstatus(u8) RC_defTagstatus(u8) Clk_Init() + 100 RC_defTagstatus(u8) RC_defTa						
481 445 520 559 559 563 598 602 667 660 660 660 660 719 754 793 754 793 783 836 875 883 8871 8875 883 885 9908 9923 9942 9942 9942 9949 9959 9959	002764 002799 00283 00283 002842 002842 002916 002916 002950 002959 002959 002959 002959 002959 002959 003017 003077 003077 003076 003076 003150 003150 003150 003150 003150 003150 003241 003224 003227 00326 003227 003277 00326 003277 003277 003277 003277 003277	0x00005A4 0x00005A4 0x00005E0 0x00005A1 0x00005A1 0x00005A1 0x00005A1 0x00005A0 0x0005A0 0x000505A0 0x000505A0 0x000505A0 0x000505A0 0x000505A0 0x00050500 0x00050500 0x00050500 0x000500 0x000500 0x000500 0x000500 0x000500 0x000500 0x000500 0x000500 0x000500 0x000500 0x000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000500 0x0000050 0x0000050 0x000000 0x000000 0x000000 0x000000 0x000000	8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000 8510 2000	Clk_Init() + 66 RC_defTagStatus(u8) Clk_Init() + 76 RC_defTagStatus(u8) Clk_Init() + 76 RC_defTagStatus(u8) Clk_Init() + 76 RC_defTagStatus(u8) Clk_Init() + 76 RC_defTagStatus(u8) RC_defTagStatus(u8) Clk_Init() + 76 RC_defTagStatus(u8) RC_defTagStatus(u8) Clk_Init() + 76 RC_defTagStatus(u8) RC_defTagStatus(u8) RC_defTagStatus(u8) RC_defTagStatus(u8) Clk_Init() + 76 RC_defTagStatus(u8) RC_defTagStatu						
481 485 520 523 559 563 598 602 667 719 719 775 4 775 832 797 832 885 885 885 885 906 923 9942 995 9944 959 961 995 987 987 987 987 987 987 987 987	002794 002799 00283 002842 002842 002842 002916 002916 002916 002916 002916 002916 002916 002916 002916 002916 002916 002916 003072 003072 003072 003072 003150 003124 003124 003241 003250 0030000000000	0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A6 0x00005A6 0x00005A6 0x00055A6 0x000556 0x00056 0x000556 0x000556 0x000556 0x000556 0x000556 0x000556 0x00	8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 8510 8510 8510 8510 8510 8510 8	Clk_Init() + 66 RC_GetFlagStatus(u8) Clk_Init() + 60 RC_GetFlagStatus(u8) Clk_Init() + 80 RC_GetFlagStatus(u8) Clk_Init() + 80 RC_GetFlagStatus(u8) Clk_Init() + 80 RC_GetFlagStatus(u8) Clk_Init() + 80 RC_GEtFlagStatus(u8) Clk_Init() + 80 RC_GEtFlagStatus(u8) Clk_Init() + 86 RC_GEtFlagStatus(u8) Clk_Init() + 106 RC_GETFlagStatus(u8) Clk_Init() + 106 RC_GETFlagStatus(u8) Clk_Init() + 106 RC_GETFlagStatus(u8) Clk_Init() + 106						
4481 4485 520 522 552 553 5559 5569 6602 715 56602 715 7754 7757 8032 7757 8032 8036 8075 8036 8075 8083 8085 9028 9028 9029 9042 9944 9959 9942 9944 9959 9042 9044 9059 9042 9044 9059 9042 9044 9059 9042 9044 9059 9042 9044 9059 9042 9044 9059 9042 9044 9059 9044 9059 9044 9059 9044 9059 9044 9059 9044 90599 9059 9059 9059 9059 9059 9059 9059 9059 9059 9059	002764 002799 002603 002838 002842 002842 002946 002950 002950 002950 002950 002950 002950 002950 002950 002950 002950 002950 003076 003076 003076 003150 003150 003154 003154 003241 003224 003224 003224 003227 003227 003227 003277	0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A6 0x00005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x0005A0 0x00005A0 0x0	B510 2800 B510 2810 P644 B510 2000 2000 2000 B510 2000 2000 2000 2000	Clk_Init() + 66 RCC_detFlagStatus(U8) Clk_Init() + 86 RCC_detFlagStatus(U8) Clk_Init() + 84 RCC_detClagStatus(U8) Clk_Init() + 84 RCC_detClagStatus(U8) Clk_Init() + 84 RCC_detClagStatus(U8) Clk_Init() + 84 RCC_detClagStatus(U8) Clk_Init() + 84 RCC_detClagStatus(U8) Clk_Init() + 104 FLASH_Status(U8) Clk_Init() + 110 RCC_dkInit() + 110						
4481 520 522 552 553 563 6022 563 6602 7715 6676 7715 7758 8779 7758 8779 7758 8779 8797 8797 8797 8797 8798 8797	002794 002799 00283 002842 002842 002842 00287 00297 00297 00297 00295 002994 00295 002994 00295 002994 00295 002994 00307 00307 00307 00307 00307 003154 003154 003124 003243 003243 003243 003243 003243 003243	0x00005A4 0x0005A4 0x	8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 8510 8510 8510 8510 8510 9510 744F 8510 8510 8510 2000 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510 8510	Clk_Int() + 66 RC_GetFlagStatus(u8) Clk_Int() + 64 RC_GetFlagStatus(u8) Clk_Int() + 164 RC_GetFlagStatus(u8) Clk_Int() + 104 RC_GetFlagStatus(u8) Clk_Int() + 104 RC_GETFlagStatus(u8) Clk_Int() + 104 RC_GETFlagStatus(u8) Clk_Int() + 104 FLABLEAtency(u82) Clk_Int() + 104 FLABLEAtency(u82) Clk_Int() + 104 FLABLEAtency(u82) Clk_Int() + 104 RC_GSTACKONT6(u82) Clk_Int() + 104 RC_GSTACKONT6(u82) Clk_Int() + 104 RC_STACKONT6(u82) Clk_Int() + 104 RC_STACKONT6(u82) RC_STACKONT6(u82) Clk_Int() + 104 RC_STACKONT6(u82) RC_STACK						
2481 2520 2524 2525 2559 2559 2563 2602 2715 2641 2660 2715 2715 2715 2715 2715 2715 2715 2715	002764 002799 00283 00283 00283 002877 002877 002876 002950 002950 002950 002950 002950 002950 002950 002950 003076 003076 003076 003076 003076 003150 003150 0031250 003224 003224 003224 003224 003224 003224 003224 003224 003224 003224 003224 003224 003224 003224 003224 003224 003224 003227 003227 003227 003375 003375	0x00005A4 0x0005A4 0x000	B510 2800 B510 2000 B510 2000 B510 2000 B510 2000 B510 2000 B510	Clk_Init() + 66 RC_GetFlagStatus(u8) Clk_Init() + 60 RC_GetFlagStatus(u8) Clk_Init() + 80 RC_GetFlagStatus(u8) Clk_Init() + 10 FLASH_JAITSv2lAccessGmd(u22) Clk_Init() + 116 FLASH_JAITSv2lAccesSGmd(u22) Clk_Init() + 126 FLASH_JAITSv2lAccesSGmd(u22) Clk_Init() + 126 RD_RD_SGMS						
4481 4485 5524 5525 5539 6402 6414 6476 6476 6477 6416 6476 6476 6480 7715 6477 6476 6480 7715 8483 7758 8483 7758 8483 8485 9424 9424 9424 9424 9424 9424 9424 942	002764 002799 002630 002832 002842 002842 002916 002929 0029916 002929 002995 002995 002995 002995 002995 002995 002995 002995 002995 003031 003150 003150 003154 003154 0031241 003257 003277 003377	0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A4 0x00005A0 0x0005A4 0x00005A0 0x0005A4 0x00005A0 0x0005A4	B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 B510 2800 2800 2800 2800 2800 2800 2800 2800 2800 2800 2800 2800 2800 8510 2800 2800 2800 8510 2800 2800 8510 2800 2800 2800 8510 2010 8510 2010 2010 2010 2510 2510 8510 2010 2510 8510	Clk_Init() + 66 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 88 RCC_detFlagStatus(u8) Clk_Init() + 104 FLASLABCONT9(U22) Clk_Init() + 104 FLASLABCONT9(U22) Clk_Ini() + 104 FLASLABC						
481 485 524 485 525 525 525 525 525 602 602 602 602 602 715 603 715 603 715 603 715 803 803 803 805 803 805 908 906 908 906 908 906 908 906 908 906 908 906 908 906 908 906 905 905 905 905 905 905 905 905 905 905	002764 002799 002803 002837 002877 0028877 0028877 0028877 0029516 0029516 0029516 0029516 0029516 002959 003077 003077 003077 003076 003076 003076 003153 003076 003153 003201 003153 003201 003246 003246 003243 003327 00337 00300000000	0x00005A4 0x00005A4 0x00005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x0005A1 0x005A1 0x005A1 0x0005A1 0x0050	8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2800 8510 2000 2000 2000 8510 2000 8510 2000 8510 2000 2000 2000 2000 2000 2000 2000 2010 2010 2010 2010 2010 2010 2010 2010 2010 2010 2010 2101 810 810 810 810 810 810 810	Clk_Init() + 66 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 80 RCC_detFlagStatus(u8) Clk_Init() + 80 RCC_detFlagStatus(u8) Clk_Init() + 10 FLABLATHSVCI4CCASSEM(U22) Clk_Init() + 10 FLABLATHSVCI4CCASSEM(U22) Clk_Init() + 116 FLABLATHSVCI4CCASSEM(U22) Clk_Init() + 128 RCC_detFlcu8 RCC_detFlcu8 RCC_detFlagStatus(U22) Clk_Init() + 128 RCC_detFlcu8 MVCC_SetVectortable(u22, u22) math() + 28 MVCC_SetVectortable(u22, u22) MVCCSetVectortable(u22, u22) MVCCSetVectort						
481 485 520 553 563 563 563 662 663 719 754 676 667 667 667 667 667 667 779 836 871 837 887 887 887 887 887 887 887	002764 002799 002803 002837 002877 0028877 0028877 0028877 002980 002980 002980 002980 002998 003077 003077 003076 003076 003076 003169 003169 0031240 003243 003272 003372 003372	0x00005A4 0x00005A4 0x00005A1 0x0005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x005A1 0x00	8510 2800 8510 2800 8510 2800 8510 2800 2800 2800 2800 2800 2800 2800 8510 2800 8510 2800 8510	Clk_Init() + 66 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 86 RCC_detFlagStatus(u8) Clk_Init() + 88 RCC_detFlagStatus(u8) Clk_Init() + 104 FLASLABCONT9(U22) Clk_Init() + 104 FLASLABCONT9(U22) Clk_Ini() + 104 FLASLABC						

9.3 Embedded Trace Buffer (ETB)

The ETB is a small, circular on-chip memory area where trace information is stored during capture. It contains the data which is normally exported immediately after it has been captured from the ETM. The buffer can be read out through the JTAG port of the device once capture has been completed. No additional special trace port is required, so that the ETB can be read via J-Link. The trace functionality via J-Link is limited by the size of the ETB. While capturing runs, the trace information in the buffer will be overwritten every time the buffer size has been reached.

🔜 J-Link ABM
SEGGER J-Link Commander U3.72c ('?' for help)
Compiled Jul 4 2007 20:17:14
DLL version V3.72c, compiled Jul 4 2007 20:17:09 Firmware: J-Link compiled Jun 14 2007 14:36:33 ARM Rev.5
Hardware: US.30
NATURATE. 05.50
Feature(s) : RDI, FlashBP, FlashDL, JFlash, GDB
UTarget = 3.1190
JTAG speed: 30 kHz
Info: ČP15.0.0: 0x41069264: ARM, Architecure 5TEJ
Info: CP15.0.1: 0x1D192192: ICache: 32kB (4*256*32), DCache: 32kB (4*256*32)
Found 2 JTAG devices, Total IRLen = 8:
Id of device #0: 0x1B900F0F
Id of device #1: 0x12900F0F
Found ARM with core Id 0x17900F0F (ARM9) ETM V1.3: 8 pairs addr.comp, 8 data comp, 16 MM decs, 4 counters, sequencer
ETH VI.3: 6 pairs autr.comp, 6 data comp, 16 nm decs, 4 counters, sequencer ETB VI.0: 2048x24 bit RAM
J-Link/eth
ETB is present.
ID register (ETB[0x00]) : 1B900F0F
RAM depth (ETB[0x01]) : 00000800
RAM width (ETB[0x02]) : 00000018
Status (ETB[0×03]) = 00000008
RAM data $\langle ETB[0x04] \rangle = 00CBB1B7$
RAM read pointer (ETB[0×05]) : 00000000
RAM write [°] pointer (ETB[0x06]) : 00000000 Trigger counter (ETB[0x07]) : 00000000
Control (ETRIA 281): 0000000
•

The result of the limited buffer size is that not more data can be traced than the buffer can hold. Through this limitation is an ETB not in every case an fully-fledged alternative to the direct access to an ETM via J-Trace.

9.4 Flash programming

J-Link / J-Trace comes with a DLL, which allows - amongst other functionalities - reading and writing RAM, CPU registers, starting and stopping the CPU, and setting breakpoints. The standard DLL does not have API functions for flash programming. However, the functionality offered can be used to program the flash. In that case, a flashloader is required.

9.4.1 How does flash programming via J-Link / J-Trace work?

This requires extra code. This extra code typically downloads a program into the RAM of the target system, which is able to erase and program the flash. This program is called RAM code and "knows" how to program the flash; it contains an implementation of the flash programming algorithm for the particular flash. Different flash chips have different programming algorithms; the programming algorithm also depends on other things such as endianess of the target system and organization of the flash memory (for example 1 * 8 bits, 1 * 16 bits, 2 * 16 bits or 32 bits). The RAM code requires data to be programmed into the flash memory. There are 2 ways of supplying this data: Data download to RAM or data download via DCC.

9.4.2 Data download to RAM

The data (or part of it) is downloaded to an other part of the RAM of the target system. The Instruction pointer (R15) of the CPU is then set to the start address of the Ram code, the CPU is started, executing the RAM code. The RAM code, which contains the programming algorithm for the flash chip, copies the data into the flash chip. The CPU is stopped after this. This process may have to be repeated until the entire data is programmed into the flash.

9.4.3 Data download via DCC

In this case, the RAM code is started as described above before downloading any data. The RAM code then communicates with the host computer (via DCC, JTAG and J-Link / J-Trace), transferring data to the target. The RAM code then programs the data into flash and waits for new data from the host. The WriteMemory functions of J-Link / J-Trace are used to transfer the RAM code only, but not to transfer the data. The CPU is started and stopped only once. Using DCC for communication is typically faster than using WriteMemory for RAM download because the overhead is lower.

9.4.4 Available options for flash programming

There are different solutions available to program internal or external flashes connected to ARM cores using J-Link / J-Trace. The different solutions have different fields of application, but of course also some overlap.

9.4.4.1 J-Flash - Complete flash programming solution

J-Flash is a stand-alone Windows application, which can read / write data files and program the flash in almost any ARM system. J-Flash requires an extra license from SEGGER.

9.4.4.2 JLinkArmFlash.dll - A DLL with flash programming capabilities

An enhanced version of the JLinkARM.DLL, which has add. API functions. The additional API functions allow loading and programming a data file. This DLL comes with a sample executable, as well as the source code of this executable and a project file.

This can be an interesting option if you want to write your own programs for production purposes. This DLL also requires an extra license from SEGGER; contact us for more information.

Output of Sample program:

SEGGER JLinkARMFlash for ST STR710FR2T6 V1.00.00 Compiled 11:16:22 on May 4 2005. This program and the DLL are (c) Copyright 2005 SEGGER, www.segger.com Connecting to J-Link Resetting target Loading data file... 1060 bytes loaded. Erasing required sectors... O.K. - Completed after 0.703 sec Programming... O.K. - Completed after 0.031 sec Verifying... O.K. - Completed after 0.031 sec

9.4.4.3 RDI flash loader: Allows flash download from any RDI-compliant tool chain

RDI, (Remote debug interface) is a standard for "debug transfer agents" such as J-Link. It allows using J-Link from any RDI compliant debugger. RDI by itself does not include download to flash. To debug in flash, you need to somehow program your application program (debuggee) into the flash. You can use J-Flash for this purpose, use the flash loader supplied by the debugger company (if they supply a matching flash loader) or use the flash loader integrated in the J-Link RDI software. The RDI software as well as the RDI flash loader require licenses from SEGGER.

9.4.4.4 Flash loader of compiler / debugger vendor such as IAR

A lot of debuggers (some of them integrated into an IDE) come with their own flash loaders. The flash loaders can of course be used if they match your flash configuration, which is something that needs to be checked with the vendor of the debugger.

9.4.4.5 Write your own flash loader

Implement your own flash loader using the functionality of the JLinkARM.dll as described above. This can be a time consuming process and requires in-depth knowledge of the flash programming algorithm used as well as of the target system.

9.5 J-Link / J-Trace firmware

The heart of J-Link / J-Trace is a microcontroller. The firmware is the software executed by the microcontroller inside of the J-Link / J-Trace. The J-Link / J-Trace firmware sometimes needs to be updated. This firmware update is performed automatically as necessary by the JLinkARM.dll.

9.5.1 Firmware update

Every time you connect to J-Link / J-Trace, JLinkARM.dll checks if its embedded firmware is newer than the one used the J-Link / J-Trace. The DLL will then update the firmware automatically. This process takes less than 3 seconds and does not require a reboot.

It is recommended that you always use the latest version of JLinkARM.dll.

🖾 JLink.exe	- 🗆 🗵
SEGGER J-Link Commander V2.68.01. '?' for help.	
Compiled 14:02:49 on Oct 25 2005	
<u>Updating firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5</u>	
<u>Replacing firmware: J-Link compiled_NOU_17 2005 16:12:19 ARM Rev.5</u>	
Firmware update successful. CRC=5EF3	
Waiting for new firmware to boot	
DLL version V2.70a, compiled Oct 25 2005 14:02:40	
Firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5	
Hardware: V5.00	
S/N :	
UTarget = 0.000U	
Speed set to 30 kHz	
J-Link>	

In the screenshot:

- The red box identifies the new firmware.
- The green box identifies the old firmware which has been replaced.


9.5.2 Invalidating the firmware

Downdating J-Link / J-Trace is not performed automatically through an old JLinkARM.dll. J-Link / J-Trace will continue using its current, newer firmware when using older versions of the JLinkARM.dll.

Note: Downdating J-Link / J-Trace is not recommended, you do it at your own risk!

Note: Note also the firmware embedded in older versions of JLinkARM.dll might not execute properly with newer hardware versions.

To downdate J-Link / J-Trace, you need to invalidate the current J-Link / J-Trace firmware, using the command <code>exec InvalidateFW</code>.



In the screenshot, the red box contains information about the formerly used J-Link / J-Trace firmware version.

Use an application (for example $_{JLink.exe}$) which uses the desired version of JLinkARM.dll. This automatically replaces the invalidated firmware with its embedded firmware.

🖾 JLink.exe	_ 🗆 🗙
SEGGER J-Link Commander V2_68_01. '?' for help.	
Compiled 14:02:49 on Oct 25 2005. Updating firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5	
Replacing firmware: J-Link compiled Oct 20 2005 14:41:31 HRM Rev.5	
Firmware update successful. CRC-5EF3	
Waiting for new firmware to boot	
DLL version V2.70a, compiled Oct 25 2005 14:02:40	
Firmware: J-Link compiled Oct 20 2005 14:41:31 ARM Rev.5 Hardware: U5.00	
VTarget = 0.000U	
Speed set to 30 kHz	
J-Link>	

In the screenshot:

- The red box identifies the new firmware.
- The green box identifies the old firmware which has been replaced.

Chapter 10 Designing the target board for trace

This chapter describes the hardware requirements which have to be met by the target board.

10.1 Overview of high-speed board design

Failure to observe high-speed design rules when designing a target system containing an ARM Embedded Trace Macrocell (ETM) trace port can result in incorrect data being captured by J-Trace.You must give serious consideration to high-speed signals when designing the target system.

The signals coming from an ARM ETM trace port can have very fast rise and fall times, even at relatively low frequencies.

Note: These principles apply to all of the trace port signals (TRACEPKT[0:15], PIPESTAT[0:2], TRACESYNC), but special care must be taken with TRACECLK.

10.1.1 Avoiding stubs

Stubs are short pieces of track that tee off from the main track carrying the signal to, for example, a test point or a connection to an intermediate device. Stubs cause impedance discontinuities that affect signal quality and must be avoided.

Special care must therefore be taken when ETM signals are multiplexed with other pin functions and where the PCB is designed to support both functions with differing tracking requirements.

10.1.2 Minimizing Signal Skew (Balancing PCB Track Lengths)

You must attempt to match the lengths of the PCB tracks carrying all of TRACECLK, PIPESTAT, TRACESYNC, and TRACEPKT from the ASIC to the mictor connector to within approximately 0.5 inches (12.5mm) of each other. Any greater differences directly impact the setup and hold time requirements.

10.1.3 Minimizing Crosstalk

Normal high-speed design rules must be observed. For example, do not run dynamic signals parallel to each other for any significant distance, keep them spaced well apart, and use a ground plane and so forth. Particular attention must be paid to the TRACECLK signal. If in any doubt, place grounds or static signals between the TRACECLK and any other dynamic signals.

10.1.4 Using impedance matching and termination

Termination is almost certainly necessary, but there are some circumstances where it is not required. The decision is related to track length between the ASIC and the JTAG+Trace connector, see *Terminating the trace signal* on page 195 for further reference.

10.2 Terminating the trace signal

To terminate the trace signal, you can choose between three termination options:

- Matched impedance
- Series (source) termination
- DC parallel termination.

Matched impedance

Where available, the best termination scheme is to have the ASIC manufacturer match the output impedance of the driver to the impedance of the PCB track on your board. This produces the best possible signal.

Series (source) termination

This method requires a resistor fitted in series with signal. The resistor value plus the output impedance of the driver must be equal to the PCB track impedance.

DC parallel termination

This requires either a single resistor to ground, or a pull-up/pull-down combination of resistors (Thevenin termination), fitted at the end of each signal and as close as possible to the JTAG+Trace connector. If a single resistor is used, its value must be set equal to the PCB track impedance. If the pull-up/pull-down combination is used, their resistance values must be selected so that their parallel combination equals the PCB track impedance.

Caution:

At lower frequencies, parallel termination requires considerably more drive capability from the ASIC than series termination and so, in practice, DC parallel termination is rarely used.

10.2.1 Rules for series terminators

Series (source) termination is the most commonly used method. The basic rules are:

- 1. The series resistor must be placed as close as possible to the ASIC pin (less than 0.5 inches).
- 2. The value of the resistor must equal the impedance of the track minus the output impedance of the output driver. So for example, a 50 PCB track driven by an output with a 17 impedance, requires a resistor value of 33.
- 3. A source terminated signal is only valid at the end of the signal path. At any point between the source and the end of the track, the signal appears distorted because of reflections. Any device connected between the source and the end of the signal path therefore sees the distorted signal and might not operate correctly. Care must be taken not to connect devices in this way, unless the distortion does not affect device operation.

10.3 Signal requirements

The table below lists the specifications that apply to the signals as seen at the JTAG+Trace connector.

Signal	Value
Fmax	200MHz
Ts setup time (min.)	2.0ns
Th hold time (min.)	1.0ns
TRACECLK high pulse width (min.)	1.5ns
TRACECLK high pulse width (min.)	1.5ns

Table 10.1: Signal requirements

Chapter 11 Support and FAQs

This chapter contains troubleshooting tips together with solutions for common problems which might occur when using J-Link / J-Trace. There are several steps you can take before contacting support. Performing these steps can solve many problems and often eliminates the need for assistance. This chapter also contains a collection of frequently asked questions (FAQs) with answers.


11.1 Measuring download speed

11.1.1 Test environment

JLink.exe has been used for measurement performance. The hardware consisted of:

- PC with 2.6 GHz Pentium 4, running Win2K
- USB 2.0 port
- USB 2.0 hub
- J-Link
- Target with ARM7 running at 50MHz.

Below is a screenshot of ${\tt JLink.exe}$ after the measurement has been performed.



11.2 Troubleshooting

11.2.1 General procedure

If you experience problems with J-Link / J-Trace, you should follow the steps below to solve these problems:

- 1. Close all running applications on your host system.
- 2. Disconnect the J-Link / J-Trace device from USB.
- 3. Disable power supply on the target.
- 4. Re-connect J-Link / J-Trace with the host system (attach USB cable).
- 5. Enable power supply on the target.
- 6. Try your target application again. If the problem remains continue the following procedure.
- 7. Close all running applications on your host system again.
- 8. Disconnect the J-Link / J-Trace device from USB.
- 9. Disable power supply on the target.
- 10. Re-connect J-Link / J-Trace with the host system (attach the USB cable).
- 11. Enable power supply on the target.
- 12. Start JLink.exe.
- 13. If JLink.exe displays the J-Link / J-Trace serial number and the target processor's core ID, the J-Link / J-Trace is working properly and cannot be the cause of your problem.
- 14. If JLink.exe is unable to read the target processor's core ID you should analyze the communication between your target and J-Link / J-Trace with a logic analyzer or oscilloscope. Follow the instructions in section 11.3.
- 15. If the problem persists and you own an original product (not an OEM version), see section *Contacting support* on page 202.

11.2.2 Typical problem scenarios

J-Link / J-Trace LED is off

Meaning:

The USB connection does not work.

Remedy:

Check the USB connection. Try to re-initialize J-Link / J-Trace by disconnecting and reconnecting it. Make sure that the connectors are firmly attached. Check the cable connections on your J-Link / J-Trace and the host computer. If this does not solve the problem, check if your cable is defect. If the USB cable is ok, try a different host computer.

J-Link / J-Trace LED is flashing at a high frequency

Meaning:

J-Link / J-Trace could not be enumerated by the USB controller.

Most likely reasons:

- a.) Another program is already using J-Link / J-Trace.
- b.) The J-Link USB driver does not work correctly.

Remedy:

a.) Close all running applications and try to reinitialize J-Link / J-Trace by disconnecting and reconnecting it.

b.) If the LED blinks permanently, check the correct installation of the J-Link USB driver. Deinstall and reinstall the driver as shown in chapter *Setup* on page 55.

J-Link/J-Trace does not get any connection to the target

Most likely reasons:

a.) The JTAG cable is defective.

b.) The target hardware is defective.

Remedy:


Follow the steps described in *General procedure* on page 199.

11.3 Signal analysis

The following screenshots show the data flow of the startup and ID communication between J-Link / J-Trace and the target device.

11.3.1 Start sequence

This is the signal sequence output by J-Link / J-Trace at start of $_{JLink.exe}$. It should be used as reference when tracing potential J-Link / J-Trace related hardware problems.



The sequence consists of the following sections:

- 5 clocks: TDI low, TMS high. Brings TAP controller into RESET state
- 1 clock: TDI low, TMS low: Brings TAP controller into IDLE state
- 2 clocks: TDI low, TMS high: Brings TAP controller into IR-SCAN state
- 2 clocks: TDI low, TMS low: Brings TAP controller into SHIFT-IR state
- 32 clocks: TMS low, TDI: 0x05253000 (lsb first): J-Link Signature as IR data
- 240 clocks: TMS low, last clock high, TDI high: Bypass command
- 1 clock: TDI low, TMS high: Brings TAP controller into UPDATE-IR state.

J-Link / J-Trace checks the output of the device (output on TDO) for the signature to measure the IR length. For ARM7 / ARM9 chips, the IR length is 4, which means TDO shifts out the data shifted in on TDI with 4 clock cycles delay. If you compare the screenshot with your own measurements, the signals of TCK, TMS, TDI, and TDO should be identical.

Note that the TDO signal is undefined for the first 10 clocks, since the output is usually tristated and the signal level depends on external components connected to TDO, such as pull-up or pull-down.

Zoom-in

The next screenshot shows the first 6 clock cycles of the screenshot above. For the first 5 clock cycles, TMS is high (Resulting in a TAP reset). TMS changes to low with the falling edge of TCK. At this time the TDI signal is low. Your signals should be identical. Signal rise and fall times should be shorter than 100ns.

Bus/Signal		s 1 1	20 us	40 us	60 us	80 u:	5 10(' ' ') us	120 us	140 us	160 us	180 u	s 20	Dus I I I
Time	-20 us													219 u
[]тск	1													0
∏тмз														
וסד														
[]TDO														

11.3.2 Troubleshooting

If your measurements of TCK, TMS and TDI (the signals output by J-Link / J-Trace) differ from the results shown, disconnect your target hardware and test the output of TCK, TMS and TDI without a connection to a target, just supplying voltage to J-Link's/J-Trace's JTAG connector: VCC at pin 1; GND at pin 4.

11.4 Contacting support

Before contacting support, make sure you tried to solve your problem by following the steps outlined in section *General procedure* on page 199. You may also try your J-Link / J-Trace with another PC and if possible with another target system to see if it works there. If the device functions correctly, the USB setup on the original machine or your target hardware is the source of the problem, not J-Link / J-Trace.

If you need to contact support, send the following information to support@segger.com:

- A detailed description of the problem
- J-Link/J-Trace serial number
- Output of JLink.exe if available
- Your findings of the signal analysis
- Information about your target hardware (processor, board, etc.).

J-Link / J-Trace is sold directly by SEGGER or as OEM-product by other vendors. We can support only official SEGGER products.

11.5 Frequently Asked Questions

Supported CPUs

- Q: Which CPUs are supported?
- A: J-Link / J-Trace should work with any ARM7/9 and Cortex-M3 core. For a list of supported cores, see section *Supported CPU cores* on page 36.

Maximum JTAG speed

- Q: What is the maximum JTAG speed supported by J-Link / J-Trace?
- A: J-Link's/J-Trace's maximum supported JTAG speed is 12MHz.

Maximum download speed

- Q: What is the maximum download speed?
- A: The maximum download speed is currently about 720 Kbytes/second when downloading into RAM; Communication with a RAM-image via DCC can be still faster. However, the actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

ICE register access

- Q: Can I access individual ICE registers via J-Link / J-Trace?
- A: Yes, you can access all individual ICE registers via J-Link / J-Trace.

Using J-Link in my application

- Q: I want to write my own application and use J-Link / J-Trace. Is this possible?
- A: Yes. We offer a dedicated Software Developer Kit (SDK). See section *J-Link Software Developer Kit (SDK)* on page 84 for further information.

Using DCC with J-Link

- Q: Can I use J-Link / J-Trace to communicate with a running target via DCC?
- A: Yes. The DLL includes functions to communicate via DCC. However, you can also program DCC communication yourself by accessing the relevant ICE registers through J-Link / J-Trace.

Read status of JTAG pins

- Q: Can J-Link / J-Trace read back the status of the JTAG pins?
- A: Yes, the status of all pins can be read. This includes the outputs of J-Link / J-Trace as well as the supply voltage, which can be useful to detect hardware problems on the target system.

Advantage of more expensive JTAG probes

- Q: J-Link / J-Trace is quite inexpensive. What is the advantage of some more expensive JTAG probes?
- A: Some of the more expensive JTAG probes offered by other manufacturers support higher download speeds or an ethernet interface. The functionality is similar, there is no real advantage of using more expensive probes. J-Link / J-Trace is a suitable solution for the majority of development tasks as well as for production purposes. Some features that are available for J-Link / J-Trace, such as a DLL, exposing the full functionality of the emulator, flash download and flash breakpoints are not available for most of these emulators.

J-Link support of ETM

- Q: Does J-Link support the Embedded Trace Macrocell (ETM)?
- A: No. ETM requires another connection to the ARM chip and a CPU with built-in ETM. Most current ARM7 / ARM9 chips do not have ETM built-in.

J-Link support of ETB

- Q: Does J-Link support the Embedded Trace Buffer (ETB)?
- A: Yes. J-Link supports ETB. Most current ARM7 / ARM9 chips do not have ETB builtin.
- Q: Why does J-Link / J-Trace in contrast to most other JTAG emulators for ARM cores not require the user to specify a cache clean area?

A: J-Link / J-Trace handles cache cleaning directly through JTAG commands. Unlike other emulators, it does not have to download code to the target system. This makes setting up J-Link / J-Trace easier. Therefore, a cache clean area is not required.

Registers on ARM 7 / ARM 9 targets

- Q: I'm running J-Link.exe in parallel to my debugger, on an ARM 7 target. I can read memory okay, but the processor registers are different. Is this normal?
- A: If memory on an ARM 7/9 target is read or written the processor registers are modified. When memory read or write operations are performed, J-Link preserves the register values before they are modified. The register values shown in the debugger's register window are the preserved ones. If now a second instance, in this case J-Link.exe, reads the processor registers, it reads the values from the hardware, which are the modified ones. This is why it shows different register values.

Chapter 12 Glossary

This chapter describes important terms used throughout this manual.

Adaptive clocking

A technique in which a clock signal is sent out by J-Link / J-Trace. J-Link / J-Trace waits for the returned clock before generating the next clock pulse. The technique allows the J-Link / J-Trace interface unit to adapt to differing signal drive capabilities and differing cable lengths.

Application Program Interface

A specification of a set of procedures, functions, data structures, and constants that are used to interface two or more software components together.

Big-endian

Memory organization where the least significant byte of a word is at a higher address than the most significant byte. See Little-endian.

Cache cleaning

The process of writing dirty data in a cache to main memory.

Coprocessor

An additional processor that is used for certain operations, for example, for floatingpoint math calculations, signal processing, or memory management.

Dirty data

When referring to a processor data cache, data that has been written to the cache but has not been written to main memory is referred to as dirty data. Only write-back caches can have dirty data because a write-through cache writes data to the cache and to main memory simultaneously. See also cache cleaning.

Dynamic Linked Library (DLL)

A collection of programs, any of which can be called when needed by an executing program. A small program that helps a larger program communicate with a device such as a printer or keyboard is often packaged as a DLL.

Embedded Trace Macrocell (ETM)

ETM is additional hardware provided by debuggable ARM processors to aid debugging with trace functionality.

Embedded Trace Buffer (ETB)

ETB is a small, circular on-chip memory area where trace information is stored during capture.

EmbeddedICE

The additional hardware provided by debuggable ARM processors to aid debugging.

Halfword

A 16-bit unit of information. Contents are taken as being an unsigned integer unless otherwise stated.

Host

A computer which provides data and other services to another computer. Especially, a computer providing debugging services to a target being debugged.

ICache

Instruction cache.

ICE Extension Unit

A hardware extension to the EmbeddedICE logic that provides more breakpoint units.

ID

Identifier.

IEEE 1149.1

The IEEE Standard which defines TAP. Commonly (but incorrectly) referred to as JTAG.

Image

An executable file that has been loaded onto a processor for execution.

In-Circuit Emulator (ICE)

A device enabling access to and modification of the signals of a circuit while that circuit is operating.

Instruction Register

When referring to a TAP controller, a register that controls the operation of the TAP.

IR

See Instruction Register.

Joint Test Action Group (JTAG)

The name of the standards group which created the IEEE 1149.1 specification.

Little-endian

Memory organization where the least significant byte of a word is at a lower address than the most significant byte. See also Big-endian.

Memory coherency

A memory is coherent if the value read by a data read or instruction fetch is the value that was most recently written to that location. Obtaining memory coherency is difficult when there are multiple possible physical locations that are involved, such as a system that has main memory, a write buffer, and a cache.

Memory management unit (MMU)

Hardware that controls caches and access permissions to blocks of memory, and translates virtual to physical addresses.

Memory Protection Unit (MPU)

Hardware that controls access permissions to blocks of memory. Unlike an MMU, an MPU does not translate virtual addresses to physical addresses.

Multi-ICE

Multi-processor EmbeddedICE interface. ARM registered trademark.

RESET

Abbreviation of System Reset. The electronic signal which causes the target system other than the TAP controller to be reset. This signal is also known as "nSRST" "nSYSRST", "nRST", or "nRESET" in some other manuals. See also nTRST.

nTRST

Abbreviation of TAP Reset. The electronic signal that causes the target system TAP controller to be reset. This signal is known as nICERST in some other manuals. See also nSRST.

Open collector

A signal that may be actively driven LOW by one or more drivers, and is otherwise passively pulled HIGH. Also known as a "wired AND" signal.

Processor Core

The part of a microprocessor that reads instructions from memory and executes them, including the instruction fetch unit, arithmetic and logic unit, and the register bank. It excludes optional coprocessors, caches, and the memory management unit.

Program Status Register (PSR)

Contains some information about the current program and some information about the current processor state. Often, therefore, also referred to as Processor Status Register.

Also referred to as Current PSR (CPSR), to emphasize the distinction to the Saved PSR (SPSR). The SPSR holds the value the PSR had when the current function was called, and which will be restored when control is returned.

Remapping

Changing the address of physical memory or devices after the application has started

executing. This is typically done to make RAM replace ROM once the initialization has been done.

Remote Debug Interface (RDI)

RDI is an open ARM standard procedural interface between a debugger and the debug agent. The widest possible adoption of this standard is encouraged.

RTCK

Returned TCK. The signal which enables Adaptive Clocking.

RTOS

Real Time Operating System.

Scan Chain

A group of one or more registers from one or more TAP controllers connected between TDI and TDO, through which test data is shifted.

Semihosting

A mechanism whereby the target communicates I/O requests made in the application code to the host system, rather than attempting to support the I/O itself.

SWI

Software Interrupt. An instruction that causes the processor to call a programer-specified subroutine. Used by ARM to handle semihosting.

TAP Controller

Logic on a device which allows access to some or all of that device for test purposes. The circuit functionality is defined in IEEE1149.1.

Target

The actual processor (real silicon or simulated) on which the application program is running.

ТСК

The electronic clock signal which times data on the TAP data lines TMS, TDI, and TDO.

TDI

The electronic signal input to a TAP controller from the data source (upstream). Usually, this is seen connecting the J-Link / J-Trace Interface Unit to the first TAP controller.

TDO

The electronic signal output from a TAP controller to the data sink (downstream). Usually, this is seen connecting the last TAP controller to the J-Link / J-Trace Interface Unit.

Test Access Port (TAP)

The port used to access a device's TAP Controller. Comprises TCK, TMS, TDI, TDO, and nTRST (optional).

Transistor-transistor logic (TTL)

A type of logic design in which two bipolar transistors drive the logic output to one or zero. LSI and VLSI logic often used TTL with HIGH logic level approaching +5V and LOW approaching 0V.

Watchpoint

A location within the image that will be monitored and that will cause execution to stop when it changes.

Word

A 32-bit unit of information. Contents are taken as being an unsigned integer unless otherwise stated.

Chapter 13

Literature and references

This chapter lists documents, which we think may be useful to gain deeper understanding of technical details.

Reference	Title	Comments
[ETM]	Embedded Trace Macrocell™ Architecture Specification, ARM IHI 0014J	This document defines the ETM standard, including signal protocol and physical interface. It is publicly available from ARM (www.arm.com).
[RVI]	RealView® ICE and RealView Trace User Guide, ARM DUI 0155C	This document describes ARM's realview ice emulator and require- ments on the target side. It is publicly available from ARM (www.arm.com).

Table 13.1: Literature and References

Index

A

Adaptive clocking	
Application Program Inte	rface

В

Big-endian		206
------------	--	-----

С

Cache cleaning	
Coprocessor	

D

Dirty data)
Dynamic Linked Library (DLL)206	,

Е

Embedded Trace Buffer (ETB)	187, 206
Embedded Trace Macrocell (ETM)	183, 206
EmbeddedICE	

Η

Halfword2	06
Host2	06

Ι

ICache	. 206
ICE Extension Unit	.206
ID	.207
IEEE 1149.1	.207
Image	
In-Circuit Emulator	.207
Instruction Register	.207
IR	.207

J

J-Flash ARM78
J-Link
Adapters178
Developer Pack DLL84
Supported chips136-137

J-Link ARM Flash DLL 84
J-Link Commander72
J-Link GDB Server 80
J-Link RDI
J-Link STR9 Commander73
J-Link TCP/IP Server76
J-Mem Memory Viewer77
Joint Test Action Group (JTAG)207
JTAG
TAP controller181
JTAGLoad 84

L

Little-endian	

Μ

Memory coherency	.207
Memory management unit (MMU)	
Memory Protection Unit (MPU)	
Multi-IĆE	.207

Ν

nTRST	 166,	207
	,	

0

Ρ

Processor Core208 Program Status Register (PSR)208

R

RDI Support	79
Remapping	208
Remote Debug Interface (RDI)	208
RESET	207
RTCK	208
RTOS	208

214

Т

-	
Tabs	106
TAP Controller	208
Target	208
TCK	
TDI	208
TDO	209
Test Access Port (TAP)	209
Transistor-transistor logic (TTL)	209

W

Watchpoint	209
Word	209