Migration guide



Migrating from the CS+ CA78K0R toolchain for RL78 to IAR Embedded Workbench® for RL78

Use this guide as a guideline when converting source code written for the CS+ CA78K0R toolchain for RL78 to IAR Embedded Workbench® for RL78.

	Product	Version number
Migrating from	CS+ CA78K0R (CA78K0R)	1.20 to 1.7x
Migrating to	IAR Embedded Workbench for RL78 (EWRL78)	2.x

Migration overview

Migrating an existing project from Renesas toolchain for RL78 requires that you collect information about your current project and then apply this information to the new IAR EWRL78 project. In addition, you need to make some changes in the actual source code. The information in this document is intended to simplify this process.

Note: If you are new to using IAR Embedded Workbench, we suggest that you first look at the user guides and tutorials which you can find in the IAR Information Center.

Project conversion

To migrate existing CS+ applications to IAR EWRL78 there is a tool called **Convert To IAR**. This is a GUI application included with IAR Embedded Workbench, available via the **Tools** menu.

The **Convert To IAR** tool converts CS+ project files into EWRL78 project files without changing the original project file. Information about source files, include paths, defined symbols and build configuration is transferred. As an option, also source code text substitutions are performed and you can add your own substitution rules including support for regular expressions.

Procedure

- 1. Start EWRL78.
- 2. Start **Convert To IAR** available in the **Tools** menu.
- 3. Navigate to the CS+ project to convert by clicking the browse button.
- Click the Execute button and a new EWRL78 project file will be created.
- Add the new project to a EWRL78 workspace by choosing Project>Add Existing Project....
- Set the relevant project options by choosing Project>Options.... Hint: Open the original project in CS+, walk through the options and set the corresponding options in EWRL78 as suggested in the

section Important tool settings below.

set all cetter y or boar ee project			
C: /MyDocs \projects \cs+			
Project file conversion			
🔽 Enable 🕡			
Project type			
CubeSuite for RL78		•	
File extension(s)			
*.mtpj			
Source code substitution			
Source code substitution Enable Substitution rules From	То	*	Add
Source code substitution Fnable Substitution rules From #pragma\s+DI	To #include <intrinsics.h>\n</intrinsics.h>	* III	Add
Source code substitution Fnoble From #pragma\s+DI #pragma\s+EI	To #include <intrinsics.h>\n #include <intrinsics.h>\n</intrinsics.h></intrinsics.h>	4 III	Add Copy
Source code substitution Finable Substitution rules From #pragma\s+DI #pragma\s+EI #pragma\s+NOP	To #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n tinclude <intrinsics.h>\n</intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h>	• III	Add Copy Edit
Source code substitution Finable Substitution rules From #pragma\s+DI #pragma\s+EI #pragma\s+HALT #pragma\s+HALT #pragma\s+SOP	To #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n</intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h>	•	Add Copy Edi <u>t</u> Remove
Source code substitution Finable Substitution rules From #pragma\s+DI #pragma\s+EI #pragma\s+HALT #pragma\s+STOP void\s+hdwinit\s*\(.*\)	To #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n intlow_level_init()</intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h>		Add Copy Edi <u>t</u> Remove Import
Source code substitution Finable Substitution rules From #pragma\s+DI #pragma\s+EI #pragma\s+HALT #pragma\s+STOP void\s+hdwinit\s*\(.*\) #pragma\s+sfr	To #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n int _low_level_init() #pragma error "Find out</intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h>	4 III	Add Copy Edi <u>t</u> Remove Import
Source code substitution ✓ Enable Substitution rules From #pragma\s+DI #pragma\s+EI #pragma\s+HALT #pragma\s+STOP void\s+hdwinit\s*\(.*\) #pragma\s+sfr P([0-9]).([0-9])	To #indude <intrinsics.h>\n #indude <intrinsics.h>\n #indude <intrinsics.h>\n #indude <intrinsics.h>\n #indude <intrinsics.h>\n intlow_level_init() #pragma error "Find out P\$1 bit.no\$2</intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h>		Add Copy Edit Remove Import Export
Source code substitution	To #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n #include <intrinsics.h>\n intlow_level_init() #pragma error "Find out P\$1 bit.no\$2 (s) with extension(s)</intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h></intrinsics.h>		Add Copy Edit Remove Import Export

Important tool settings

To change project settings, choose Project>Options.... Below is an overview of the most important tool settings.

Device selection and Byte-order	Stack/Heap size
Options for node "YRPBRL78L12_LCD_Demo_SW"	Options for node "VRPBRL78L12_LCD_Demo_SW"
Category: General Options Static Analysis C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger E1 E20 IECUBE Simulator TK Data model Data model Data model Data model Near Near Near Near Near Near Near Near Near Near Miror RDM 0 DK Cancel	Category: General Options Static Analysis C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger E1 E20 IECUBE Simulator TK Heap size (bytes) Uge: 0 Far: 40966 Near: 256 OK Cancel
	Defined symbols and include directories
Coptions for node "YRPBRL78L12_LCD_Demo_SW"	Options for node "YRPBRL78L12_LCD_Demo_SW"
Category: General Options Static Analysis C/C++ Complet Assembler Output Converter Custom Build Build Actions Linker Bebugger E1 E20 ICCUBE Simulator TK C dialect C est Auto (extension based) C ch+ C	Category: Factory Settings General Options Nultifile Compilation Static Analysis Discard Unused Publics Output Converter Language 2 Optimizations Output Converter Ignore standard include directories Build Actions Linker Debugger E1 E20 FROJ_DIRS Vinclude TECUBE Simulator TK Defined symbols: (one per line) Defined symbols: (one per line) Preprocessor output to file Preserve comments Generate #file directives OK Cancel
Options for node "YRPBRL78L12_LCD_Demo_SW"	Options for node "VRPBRL78L12_LCD_Demo_SW"
Category: General Options Static Analysis C/C++ Compiler Assembler Output Converter Output Converter SPROJ_DIRSVnclude Preinclude file: TK Defined symbols: (one per line) Preprocessor output to file Preserve comments Generate Filme directives	Category: Factory Settings General Options Static Analysis C/C++ Compiler Assembler Output Converter Unker configuration file Build Actions Unker configuration file Debugger E1 E20 STOOLKIT_DIRS'config'Inlectf10kt.icf TECUBE Simulator TK TK
OK Cancel	OK Cancel

Linker symbols	Additional output format	
Linker symbols Options for node "YRPBRL78L12_LCD_Demo_SW" Category: General Options Static Analysis C/C++ Compler Output Converter Output Converter Output Converter Output Converter Output Converter Output Converter Defined symbols: (one per line) Defined symbols: (one per line) Incluse Simulator TK	Additional output format Options for node "YRPBRL78L12_LCD_Demo_SW" Categony: General Options Static Analysis C/C++ Compiler Assembler Output format: Under Debugger E1 E20 IECUBE Simulator TK	

Note: We recommend that you verify all settings to make sure they match your project needs.

Building your project

After successfully converting the Renesas project and considered the basic code differences described above, you will still most likely need to fine-tune parts of the source code so that it follows the EWRL78 syntax.

- 1. Select your device under Project>Options>General Options.
- 2. Choose Project>Make.
- To find the different errors/warnings, press F4 (Next Error/Tag). This will bring you to the location in the source code that generated this error/warning.
- 4. For each error/warning, modify the source code to match the EWRL78 syntax. Note: See the **Reference information** section below for this step.
- 5. After correcting one or more errors/warnings, repeat the procedure.

Note: It is always a good idea to correct the first couple of errors/warnings in different source files first.

This is because errors and warnings later in the source code might just be effects of faulty syntax at the beginning of the source.

Reference information

Locate a feature in the left-hand column; then you can find the IAR Systems counterpart to the right. For detailed information about this feature specific to IAR Embedded Workbench®, see the relevant documentation. For a complete list of guides, see IAR Information Center in the IDE.

Compiler-specific details	
CS+ (CA78K0R)	IAR Systems
Programming languages	
Assembler, ANSI C	Supported programming languages: assembler, C, Embedded C++, Extended Embedded C++, and C++.
Processor configuration	
 All RL78 devices(Core 0, 1 and 2 automatically selected by device) Little endian Bit order (in bit fields) left or right (option -rb) 	core={s1 s2 s3} s1 Generates code for S1, the RL78 core with only one register bank and a multiplexed 8-bit bus. s2 Generates code for S2, the core without instructions to support a hardware multiplier/divider. s3 (default) Generates code for S3, the core with instructions to support a hardware multiplier/divider.
Memory models/Data models/Code models	
 Small model (-ms option) Data model: near (64KB address range) Code model: near (64KB address range) Medium model (-mm option) Data model: near (64KB address range) 	Supported code models (optioncode_model): near (default): Function calls reach the first 64 Kbytes of memory. far: Function calls reach the entire 1 Mbyte memory. Supported data models (option -=data model):
 Code model: far (1MB address range) Large model (-ml option) Data model: far (1MB address range) Code model: far (1MB address range) 	near (default): Data is by default placed in the highest 64 Kbytes of memory far: Data is by default placed in the entire 1 Mbyte of memory
The linker automatically selects appropriate libraries.	The linker automatically selects appropriate libraries.
Overriding default placement of given code/data model	
To override default placement of the selected code model, use any of these memory attributes: far near Example (function placement to the far area): far void my_func(void) {	To override default placement of the selected code model, use any of these memory attributes: callt near_func (default) far_func
far near Example (variable placement to the far area): far int my_var;	To override default placement of the selected data model, use any of these memory attributes: near (default) : The highest 64 Kbytes far : The entire 1 Mbyte of memory For example:
	near int i = 3; far unsigned u;
Absolute placement of variables	
Use <u></u>	no_init char a @0x80; Or
<pre>directmap char</pre>	<pre>#pragma location=0x80no_init const int a;</pre>

or

Memory model: SMALL/MEDIUM #pragma section @@DATA MY_DAT AT 0x0FFE00 volatile char c;	
Memory model: LARGE #pragma section @@DATAL MY_DAT AT 0x0FFE00 volatile char c;	
Please note, that the segment name length is max. 8 characters	
<pre>In case of constants: Memory model: SMALL/MEDIUM #pragma section @@CNST MY_DAT AT 0x03000 const char my_const;</pre>	
<pre>Memory model: LARGE #pragma section @@CNSTL MY_DAT AT 0x03000 const my_const;</pre>	
 Please note, that the segment name length is max. 8 characters Compiler option -s/-sa has to be used in order to allow segment switching. If this option is not used the #pragma has to be used at the beginning of the file which is valid for all data within the file. 	
Absolute placement of functions	
Memory model: SMALL	<pre>void f(void) @ "MyFunctions"; or</pre>
<pre>#pragma section @@CODE MY_SEG AT 0x2400</pre>	void f(void) @ "MyFunctions"
or without address (will be defined in linker file)	{ }
<pre>#pragma section @@CODE MY_SEG</pre>	Or #pragma location="MvFunctions"
Memory model: MEDIUM/LARGE	void f(void);
<pre>#pragma section @@CODEL MY_SEG AT 0x2400</pre>	
or without absolute address (will be defined in linker file)	
<pre>#pragma section @@CODEL MY_SEG</pre>	
 Please note, that user has to define this #pragma at the beginning of the file before any C code. all functions within one file will be placed to the defined segment. Switching of segments within one file is not possible. segment name length is max. 8 characters 	
The section MY_SEG must be placed by customizing the linker configuration file in case the absolute address is not used within the #pragma.	The section MyFunctions must be placed by customizing the linker configuration file. See the compiler guide section <i>Customizing the linker configuration file</i> .
Constants in ROM	
<pre>const unsigned short constants[] = {0x1234, 0x5678}</pre>	<pre>const unsigned short constants[] = {0x1234, 0x5678}</pre>
Interrupt functions	
<pre>#pragma interrupt INTWDTI r_wdt_interrupt</pre>	<pre>#pragma vector = 0x17 interrupt void MvInterruptRoutine(void)</pre>
interrupt static void r_wdt_interrupt(void) {	<pre>{ /* Do something here.*/</pre>
/* Do something here.*/	}
	01 #pragma vector = UART1 R RXNE vector /*

Migrating from CS+ CA78K0R for RL78 to IAR Embedded Workbench for RL78

<pre>#pragma vect INTWDTI r_wdt_interrupt</pre>	Symbol from I/O header file */
	interrupt void MyInterruptRoutine(void)
interrupt static void r wdt interrupt(void)	{
{	/* Do something here. */
/* Do something here.*/	}
}	Note that an interrupt function must have the return type
	void and it cannot specify any parameters
	vora, and it cannot speerly any parameters.
Please note that the #pragma shall be declared at the	
i lease note, that the "pragma shan of accharge at the	
beginning of the file.	
Inline assembler	
asm("NOP");	asm["movw ax, sp"];
	<pre>asm["mov a, 0xff"];</pre>
OR	
#asm	
· · · ·	
···· NOP	
· · · NOP	

CS+ (CA78K0R)		IAR Systems
Sizes on integers and floating-poin	t	
8 bits	char	8 bits
16 bits	int	16 bits
16 bits	short	16 bits
32 bits	float	32 bits
32 bits	long	32 bits
Not available	long long	32 bits
32 bits	double	32 bits (treated as float)
Extended keywords		
•callt	Call functions via callt table	callt
• callt		
(Only if non ANSI functions are		
allowed. See –za option.)		
•sreg	Allocate variables in saddr area	saddr
• sreg		
(Only if non ANSI functions are		
allowed. See –za option.)	X7. d. 1.1	
•boolean	Variables defined with this	-
• boolean	SADDR or SER and are	
(Only if non ANSI functions are	accessible via 1bit access	
allowed. See –za option)	Variables defined with this	
• DIL (Only if non ANSI functions are	attribute will be placed within	
allowed See –za option)	SADDR or SFR and are	
	accessible via 1bit access.	
• interrupt	Hardware interrupt	interrupt
•interrupt_brk	Software interrupt	
•asm	Inline assembler	asm,asm
•rtos_interrupt	RTOS interrupt handlers. For	-
	RI78V4 RTOS.	
•directmap	Absolute placement of variables	no_init char a @0x80;
		or
		#pragma location=0x80
		no init const int a;
• near	data:0F0000H to 0FFFFFH	near
	code:000000H to 00FFFFH	near_func

Migrating from CS+ CA78K0R for RL78 to IAR Embedded Workbench for RL78

•far	data:000000H to 0FFFFFH code:000000H to 0FFFFFH	far,huge far_func
Pragma directives		
#pragma sfr	Use SFR names in C source files.	
<pre>#pragma vector (or interrupt) <interrupt- request-name> <function- name></function- </interrupt- </pre>	write interrupt service routines in C. See above.	
<pre>#pragma di #pragma ei void main (void) { DI(); EI(); }</pre>	Allows the usage of the intrinsic functions enable and disable interrupts in C.	<pre>#include <intrinsics.h> void main (void) { disable_interrupt(); enable_interrupt(); }</intrinsics.h></pre>
<pre>#pragma halt #pragma stop #pragma brk #pragma nop void main (void) { HALT (); STOP (); BRK (); NOP (); }</pre>	Allows the usage of the intrinsic functions halt, stop, brk and nop in C.	<pre>#include <intrinsics.h> void main (void) { halt(); stop(); no_operation(); break(); }</intrinsics.h></pre>
<pre>#pragma section <compiler- output-section-name=""> <news- section-name=""> [AT startaddr]</news-></compiler-></pre>	Switches sections	-
<pre>#pragma name <module-name></module-name></pre>	Change the module name.	-
<pre>#pragma rot #pragma div</pre>	Use the inline rotation functions. e.g. #pragma rot unsigned char rorb (x, y); unsigned char rorb (x, y); unsigned char y; Rotates x to right for y times unsigned int rorw (x, y); unsigned int x; unsigned char y; Rotates x to right for y times. Use optimized division	- Some RL 78 microcontrollers have a hardware
<pre>unsigned int divuw (x, y) ; unsigned int x ; unsigned char y ; Performs unsigned division of x and y and returns the quotient. unsigned char moduw (x, y) ; unsigned int x ; unsigned char y ; Performs unsigned division of x and y and returns the remainder.</pre>	functions.	multiplier/divider unit. To use the optimized division set General Options >Library Configuration>Use Hardware Multiplier/Divider Unit.
<pre>#pragma mul unsigned int mulu (x, y); unsigned char x ;</pre>	Use the inline multiplication function.	See above.

unsigned char y ; Performs unsigned multiplication of x and y.		
unsigned long muluw (x, y); unsigned int x; unsigned int y; Performs unsigned multiplication of x and y.		
<pre>#pragma mac e.g. unsigned long macuw (x, y, z); unsigned long x; unsigned int y; unsigned int z; Performs unsigned sum-of-products calculation of x + (y * z) and returns the result.</pre>	Use optimized sum-of-products calculation functions.	Some RL78 microcontrollers have a hardware multiplier/divider unit. To include runtime support for this unit, use the sample library code provided in the r178\src\lib\hw_multiply_division_units directory. Use the files <i>hwmac.h</i> and <i>hwmac.s</i> .
signed long macsw (x, y, z); signed long x; signed int y; signed int z; Performs signed sum-of-products calculation of x + (y * z) and returns the result.		
#pragma opc	Insert data at the current code	Insert the opcode with inline assembler.
	address.	asm["opcode"];
	<pre>void main (void) { OPC (0xa7); }</pre>	
<pre>#pragma rtos_interrupt</pre>	Write RI78V4 (real-time OS) interrupt handlers in C.	-
#pragma rtos_task	Write RI78V4 (real-time OS) tasks in C.	-
<pre>#pragma ext_func</pre>	Call flash area functions by using a branch table from the boot area.	-
#pragma inline	Inline the standard library functions memcpy and memset in order to improve performance.	-
Intrinsic functions		
HALT();	Activate halt mode	halt();
STOP();	Activate stop mode	
BRK () ;	Use software interrupt	break();
NOP();	Add NOP instruction	
EI();	Enable interrupts	enable_interrupt();
DI()	Disable interrupts	disable_interrupt();
Preprocessor symbols		
LINE	Current source line number of	LINE
FILE	the file being compiled	਼ ਯਾਜਯ
F 1	compiled	
DATE	Date of compilation	DATE
TIME	Translation time of source file	TIME
STDC	Conformance to the ANSI	STDC
		I SIDC VERSION

		standard	
K	OR_SMALL	Specifies which model is used.	DATA_MODEL_NEAR
KOR_MEDIUM			DATA_MODEL_FAR
			CODE_MODEL_NEAR
			CODE_MODEL_FAR
C	HAR_UNSIGNED	Char treated as unsigned. When	-
		the -qu option was specified	
R	L78	RL78 family is specified	-
R	L78_1	Core 1 is selected	S1
R	L78_2	Core 2 is selected	\$2
R	L78_3	Core 3 is selected	\$3
C	A78K0R	Compiler identification	ICCRL78
Com	niler options		
-c d	evice-type	Target device definition	Specfied with the linker file and device header
	01100 01100	Target device definition.	files
		Example:	mes.
		D5E100LE device	
		sflools	
	output_file_pamel	-critovie Specific chieve to t 61	output (filosoms/direct.com)
-o[output-iire-name]	Specify object output file	output {IIIename directory}
		including path information	-o (iffendime affectory)
-no		Specify not to output an object	-
		file. See above –o option	
-rp	rocess-type	Specification of program	code_model{near n far f}
		assignment to a memory	data_model{near n far f}
pro	cess-type:		
•	a = Performs indirect reference		
	in 1-byte units.		
•	b = Assigns a bit field from the		
	most significant bit (MSB).		
•	d[n][m] = assigns an external		
	variable/external static variable		
	(except for the const-type		
	variable) automatically to the		
	saddr area		
	saddi area		
	n = 1; char unsigned char		
	n = 2; char, unsigned char		
	short unsigned short int		
	short, unsigned short, int,		
	unsigned int, endin, near pointer		
	n = 4. char, unsigned char,		
	snort, unsigned snort, int,		
	unsigned int, enum, long,		
	unsigned long, pointer		
	m = Structure, union, array		
	n/m not defined = All variables		
	are assigned to saddr if n/m not		
	defined		
•	s[n][m] = Assigns a static auto		
	variable automatically to the		
	saddr area		
	n = 1: char, unsigned char		
	n = 2: char, unsigned char,		
	short, unsigned short, int,		
	unsigned int, enum, near pointer		
	n = 4; char, unsigned char		
	short unsigned short int		
	unsigned int enum long		
	anoignea mi, cham, iong,		

	unsigned long pointer		
	unsigned iong, pointer		
	m = Structure, union, array		
	n/m not defined = All variables		
	are assigned to saddr if n/m not		
	defined		
•	c = Performs indirect reference		
	in 1-byte units. Packs a structure		
	and aligns the structure		
	members to 1 byte. Since the		
	compiler handles data within		
	arrays as pointers, byte access is		
	used when the -rc option is		
	specified.		
•	f = Assigns ROM data in the far		
	area.		
•	n = Assigns ROM data in the		
	near area		
-nr	nr option display the roption	Use default program assignment	-
Pro	-in option disables the -i option.	to the memory. See option –r.	
foll	ows.		
a =	Does not perform indirect		
refe	rence in 1-byte units.		
b =	Assigns a bit field from the least		
sign	ificant bit (LSB).		
d =	Does not automatically assign		
any	variable to the saddr area.		
e =	Does not automatically assign		
anv	variable to the saddr area		
uny			
c =	Do not perform indirect reference		
in 1	-byte units.		
Doe	s not pack a structure and does		
not	align the structure members to 1		
byte			
-g (n]	Debug information can be	debug
n –	1. Add dobug information to the	added to the object files by	-r
obie	ect module file only. No debug	using this option.	
info	rmation is added to the assembler		
sou	rce file.		
n =	2. Adds debug information to the		
obje	ect module file and the assembler		
sou	rce module file.		
-n g		Disable adding of debug	-
		information to the object files.	
		See –g option.	
-pl	output-Ille-name]	Specify preprocess list file	preprocess[=[c][n][1]] { filenameldirectory }
- k [process-type]	Specify contents of the	-1[a A b B c C D][N][H] {
		preprocess list file. See option –	filename directory }
pro	cess-type:	p.	
		-	
not	specified = will be set as default		
–kf	n		

c = Delete comments		
d = Expand definitions defined by #define		
f = Performs conditional compilations of #if, #ifdef, and #ifndef.		
i = Expands #include		
1 = Performs #line processing		
n = Performs line number and paging processing.		
-dmacro-name[=definition-	Define macro	-D symbol[=value]
name][,macro-		
<pre>name[=definition-name]]</pre>		
-umacro-name[,macro-name]	Un-define macro	-
-ifolder[,folder]	Add search path for include files	-I path
-a[output-file-name]	Specify the output of assembler source file	-la
-sa[output-file-name]	C source code will be added as	-1A
	comment within the generated	
	assembler source files. See	
	option –a.	
-e[output-file-name]	Specify error list file	-1[c C D]
-se[output-file-name]	C source code will be added to	-1[c C D]
	error list file. See option –a.	
-x[output-file-name]	Specify the output of a cross	Information can be seen in the assembler output
	reference list file	
-lw[number-of-characters]	Specify the character counter	_
[per line for each list file	
-ll[number-of-lines]	Specify the number of lines per	
11[1101001 01 11100]	page for each list file	
-lt[number-of-characters]	Specify number of spaces to be	Not using tabs
	used instead of tabulator	
-lf	Add form feed to the end of	_
	each list file	
-li	Add the C source code to the	_
	include files used by the	
	assembler. See also –sa option	
-w[level]	Specify whether to output the	no_warnings
	warning message to the console	
level:	or not.	
0 = No warning messages are output.		
1 = Normal warning messages are		
output.		
2 = Detailed warning messages are		
output.		
-v	Output the execution state of	Default
	the current compilation to the	
	console	
-nv	Disable option –v.	silent
- f file-name	Use input file for passing	-f filename
	options to the compiler.	
-tfolder	Define destination folder for	-

	temporary files.	
-ztype	Enables extended functions.	-
type: p = The characters after "//" before the line feed code are interpreted as a comment.		
c = Nesting of comments is permitted.		
s = Interprets the kanji code in comments as SJIS		
e = Interprets the kanji code in comments as EUC.		
n = Interprets comments as not containing kanji codes.		
b = char-/unsigned char-type argument and return value are not int-extended.		
a = Functions not in the ANSI standard are invalid.		
f = Outputs objects for flash.		
<i>taddress</i> = Specifies the start address of the flash area branch table.		
zaddress = Specifies the start address of the flash area.		
x = Outputs the object for the RAM allocation		
-nz	Disable option –z.	-
-yfolder	Define search path for device files	User includes the device file. Its either under INSTALL_DIR/rl78/inc or in a directory specified as an include path with -I path
- m type	Memory model specification	code_model
type: s = small model		data_model
m = medium model		
-mi [MAA]	Specify mirror area	near const location[RAM ROM0 ROM1]
	Speeny miller area	
MAA: $0 = 0$ to EEEE \rightarrow E0000 to EEEE		RAM: Constants are located in RAM, in the range
$0 = 0$ to FFFF \rightarrow F0000 to FFFFF 1 = 10000 to 1FFFF \rightarrow F0000 to		0xF0000-0xFFFFF
FFFFF		ROM0: Constants are located in ROM, in the range
		0x00000-0x0FFFF, and
		0xF0000-0xFFFFF
		ROM1: Constants are located in ROM, in the range 0x10000-0x1FFFF, and are mirrored by hardware to RAM, in the range 0xF0000-0xFFFFF

-common	output common object file for	-
	78K0R and RL78	
-mafile-name[-mafile-name]	Specify variables and functions	-
-mafile-name[,file-name]	by using an specific file	
	Help information on options for	Call iccrl78.exe with no input.
-?	the command line.	
-h		

Assembler-specific details

CS-	+ (CA78K0R)	IAR Systems
Lim	itations in source code structure	
Inte	rrupt functions in assembler	
To i dest @@B. _r_ @@V.	nsert an entry in the interrupt vector table, define the ination with the DW directive, for example like this: ASE CSEG BASE wdt_interrupt: RETI ECT04 CSEG AT 0004H DW r wdt interrupt	Interrupt functions should be declared as ROOT so that they cannot be discarded by the linker even if no symbols in the segment are referred to. To insert an entry in the interrupt vector table, define the destination with the DW directive, for example like this: COMMON INTVEC:CODE:ROOT(1) ORG 0x08 ; INTPO branchToInter0: DW inter0
Coc usir CSE DSE BSE	le segments and data segments are defined by ng the following assembler directive: EG: In internal or external ROM address area EG: In internal or external RAM address area EG: In internal RAM saddr area	Use the section control directive SECTION alias RSEG to place your code and data in sections. A section is <i>relocatable</i> .
[se	gment-name] CSEG [relocation-attribute]	SECTION section [:type] [:flag] [(align)]
Poss •	sible relocation attributes: CALLT0 Place segments to the CALLT area of the device Default segment: ?CSEGT0	 <i>align</i> The power of two to which the address should be aligned. The default align value is 0. <i>flag</i>
•	FIXED Place segment within the range 0x000C0 to 0x0FFFF Default segment: ?CSEGFX BASE Place segment within the range 0x000C0 to 0x0FFFF	ROOT, NOROOT ROOT (the default mode) indicates that the section fragment must not be discarded. NOROOT means that the section fragment is discarded by the linker if no symbols in this
•	Default segment: ?CSEGB AT absolute-expression Place the segment to an absolute segment Default segment: -	section fragment are referred to. Normally, all section fragments except startup code and interrupt vectors should set this flag. REORDER, NOREORDER NOREORDER (the default mode) starts a new fragment in the section
•	UNIT Place the segment on odd or even address within the address range 0x000C0 to 0xEFFFF Default segment: ?CSEG	with the given name, or a new section if no such section exists. REORDER starts a new section with the given name.
•	UNITP Place the segment on even address within the address range 0x000C0 to 0xEFFFF Default segment: ?CSEGUP	 Section The name of the section. The section name is a user-defined symbol. type The memory type, which can be either CODE, CONST or DATA
•	Place the segment on odd or even address within the address range 0x000C0 to 0xEFFFF Default segment: ?CSEGIX SECUR_ID	 value Byte value used for padding, default is zero. type-expr A constant expression identifying the ELF type of the section.

Place the segment within the security id address range	- flags-expr
000C4H to 000CDH.	A constant expression identifying the ELF flags of
Default segment: ?CSEGSI	the section.
• PAGE64KP	
Place a segment within a 64KB page. Same named	I he section name can be referenced in the linker file in order to place the section at a specific address otherwise it
Segment used in different files will not be combined.	will get a default placement
Default segment: /CSEGP64	Fy.
• UNIT64KP	Assembler file:
Place a segment within a 64KB page. Same named	SECTION my section:CODE:NOROOT(2)
Default segment: 20SECU64	start
Default segment. /CSEG004	
MIRKORP	
Default segment: 20SEGMIR	Link file:
	<pre>define symbol start_of_my_section = 0x0160;</pre>
• OPT_BITE Place the segment within the option byte address range	<pre>place at address mem:start_of_my_section{</pre>
000C0H to 000C3H	readonly section my_section};
Default segment: 20SEGOB0	
Default segment. (CSEGOBO	
[segment-name] DSEG [relocation-attribute]	
Possible relocation attributes:	
• SADDR	
Place segment to the saddr area of the device 0x0FFE20	
to 0xFFEFF	
Default segment: ?DSEGS	
• SADDRP	
Place segments to the saddr area of the device	
0x0FFE20 to 0xFFEFF on even address	
Default segment: ?DSEGSP	
• AT absolute-expression	
Place the segment to an absolute segment	
Default segment: -	
• UNIT	
Place the segment on odd or even address within the	
RAM	
Default segment: ?DSEG	
• UNITP	
Place the segment on even address within the RAM	
Default segment: ?DSEGUP	
• BASEP	
Place the segment on even address within the RAM	
(except saddr area)	
Default segment: ?DSEGBP	
• PAGE64KP	
Place a segment within a 64KB page in RAM. Same	
named segment used in different files will not be	
Default segment: 2DSECD64	
• UNITO4KF Diago a segment within a 64VD negatin DAM Server	
named segment will be combined	
Default segment: 2DSEGU64	
Doluun segment. (DSES004	
[segment-name] BSEG [relocation-attribute]	
Possible relocation attributes:	
• AT absolute-expression	
Place the segment to an absolute segment	

 Default segment: - UNIT Place the segment on odd or even address within the RAM (0xFFE20 to 0xFFEFF) Default segment: ?BSEG 	
Bit segments can be defined by using the BSEG assembler directive. See above.	Bit segments cannot be defined explicitly, but can easily be defined using bit operators in code or data segments. As a byte is the smallest allocable memory segment, no memory is lost or gained using either tool.
Binary representation	

	Not supported, should be replaced by OxOf.	
CS+ (CA78K0R)		IAR Systems
Integer constants		
1010B, 1010Y	Binary	1010b, b'1010
12340, 1234Q	Octal	1234q, q'1234, 01234
1234, -1, 1234D, 1234T	Decimal	1234, -1, d'1234, 1234d
8FFFH, OFFFFH	Hexadecimal	OFFFFh, OxFFFF, h'FFFF
Operand modifiers in assembler		
+	Addition of values of first and second	+
	terms	
	e.g.	
	BR !\$ + 6	
-	Subtraction of value of first and second	-
	terms	
	eg	
	BACK : BR BACK - 6H	
*	Multiplication of value of first and	*
	second terms.	
	e.g.	
	TEN EQU 10H	
	MOV A, #TEN ^ 3	
/	expression by the value of its 2nd term	/
	and returns the integer part of the	
	result.	
	MOV A, #256 / 50	
MOD	Obtains the remainder in the result of	MOD
	dividing the value of the 1st term of an	8
	expression by the value of its 2nd term.	
	MOV A. #256 MOD 50	
+sign	Returns the value of the term as it is.	+sign
		-
	e.g.	
	FIVE EQU +5	
-sign	The term value 2 complement is sought.	-sign
	eg	
	NO EQU -1	
NOT	Obtains the logical negation (NOT) by	BINNOT
	each bit.	-
	e.g.	
	MOVW AX, #LOWW (NOT 3H)	

AND	Obtains the logical AND operation for	BINAND
	each bit of the first and second term	ŵ
	values	
	e.g.	
	MOV A, #6FAH AND 0FH	
OR	Obtains the logical OR operation for	BINOR
	each bit of the first and second term	I
	values.	
	e.g.	
	MOV A, #0AH OR 1101B	
XOR	Obtains the exclusive OR operation for	BINXOR
	each bit of the first and second term	^
	values.	
	e.g.	
	MOV A, #9AH XOR 9DH	
EQ (=)	Compares whether values of first term	EQ
	and second term are equivalent. Return	=
	true (0xFF) if equal and false (0x00) if	
	not.	
	e.g.	
	AI EQU 12C4H	
	AZ EQU IZCON	
	MOV A, #A1 EO (A2 + 4H)	
NE (<>)	Compares whether values of first term	NE
	and second term are not equivalent.	<>
	Return true (0xFF) if not equal and	!=
	false (0x00) if equal.	
	e.g.	
	A1 EQU 12C4H	
	A2 EQU 12C0H	
	MOV A, #A1 EN A2	
GT (>)	Compares whether value of first term is	GT
	greater than value of the second.	2
	Return true (0xFF) if value of first	
	operand is greater than the second one	
	and false (0x00) if not.	
	2. EOU 12C/H	
	A2 EOU 12C0H	
	MOV A, #A1 GT A2	
GE (>=)	Compares whether value of first term is	GE
	greater than or equivalent to the value	>=
	of the second term. Return true (0xFF)	
	if value of first operand is greateror	
	equal than the second one and false	
	(0x00) if not.	
	e.g.	
	A1 EQU 12C4H	
	A2 EQU 12C0H	
	MOV A, #A1 GE A2	
LT (<)	Compares whether value of first term is	LT

	smaller than value of the second.	<
	Return true (0xFE) if value of first	
	Return the (0x11) if value of first	
	operand is less than the second one and	
	false (0x00) if not.	
	e.g.	
	A1 EQU 12C4H	
	A2 EQU 12C0H	
	MOV A, #A1 LT A2	
LE (<=)	Compares whether value of first term is	LE
	smaller than or equivalent to the value	<=
	of the second term Return true (0xFF)	
	if value of first operand is less than or	
	agual the accord and and false (0v00)	
	equal the second one and faise (0x00)	
	if not.	
	e.g.	
	A1 EQU 12C4H	
	A2 EQU 12C0H	
	MOV A, #A1 LE A2	
SHR	Shift right.	SHR
		>>
	e.g.	
	MOV A, #01AFH SHR 5	
SHL	Shift left.	SHL
		<<
	e.g.	
	MOV A, #21H SHL 2	
HIGH	Returns the high-order 8-bit value of a	HIGH
	term.	
	e.g.	
	MOV A, #HIGH 1234H	
LOW	Returns the low-order 8-bit value of a	LOW
	term	
	eg	
	MOV A. #I.OW 1234H	
HIGHW	Returns the high-order 16-bit value of a	HWRD
	term	
	term.	
	e.g.	
	MOVW AX, #HIGHW 123456/8H	
	MOV ES, #HIGHW LAB	
	MOAM WY' FO: FTAR	
I OFILI	Defense the Least 1612 Least	
TOMM	Keturns the low-order 16-bit value of a	П ТМКП
	term.	
	e.g.	
	MOVW AX, #LOWW 12345678H	
MIRHW	Obtains the 16 higher-order bits of an	-
	address in the mirror destination area	
	specified as the operand in the mirror	
	source area.	
	e.g.	
	MOVW RPO, #MIRLW PMO	
MIRLW	Obtains the 16 lower-order bits of an	-
	address in the mirror destination area	
	specified as the operand in the mirror	

	source area.	
	e.g.	
	MOVW RPO, #MIRLW PMO	
DATAPOS	Obtains the address part of a bit	-
	symbol.	
	e.g.	
	SYM EQU UFE68H.6	
	MOV A, !DATAPOS SYM	
	; return value OFE68H	
BITPOS	Obtains the bit part of a bit symbol.	-
	e.g.	
	SYM EQU OFE68H.6	
	CLR1 [HL].BITPOS SYM	
MACK	Obtains a 16 bit value in which the	
TASK	Obtains a 16-bit value in which the	_
	others are 0	
	others are 0.	
	eσ	
	MOVW AX,#MASK	
	(0,3,0FE00H.7,15)	
()	Prioritizes the calculation within ()	()
	e.g.	
Assembler directives	$MOV R, #(4+3)^{-2}$	
	Code segment placement. See above	RSEG MY SECTION CODE
	\perp V OUE SEQUIEIU DIACEILEIU SEE ADOVE	I NODG PII ODCIION.CODD
	code segment placement. See acove.	SECTION MY_SECTION:CODE
DSEG	Data segment placement. See above.	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA
DSEG	Data segment placement. See above.	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA
DSEG BSEG	Data segment placement. See above. Bit segment placement. See above. Define a segment placement. See above.	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA -
DSEG BSEG EQU name EOU expression	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU
DSEG BSEG EQU name EQU expression SET	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data.	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET
DSEG BSEG EQU name EQU expression SET name SET expression	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR
DSEG BSEG EQU name EQU expression SET name SET expression DB	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size	Data segment placement. See above.Bit segment placement. See above.Defines a symbol with numerical dataDefines a symbol with numerical data.Bit symbol cannot be definedInitialize byte area	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DM size	Data segment placement. See above.Bit segment placement. See above.Defines a symbol with numerical dataDefines a symbol with numerical data.Bit symbol cannot be definedInitialize byte areaInitialize word area	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW size	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW size label: DW initial-value DG	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW size label: DW size label: DG size	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes)	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG initial-value	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes)	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 -
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW size label: DG size label: DG size label: DG initial-value DS	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 - DS expr [,expr]
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG initial-value DS label: DS absolute-expression	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by the operand.	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 - DS expr [,expr] Ex: buffer DS 25
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW size label: DG size label: DG size label: DG size label: DG size label: DS absolute-expression DBIT	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by the operand. Reserve one bit of memory area in bit	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 - DS expr [,expr] Ex: buffer DS 25 -
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW size label: DG size label: DG size label: DG size label: DG size label: DS absolute-expression DBIT [name] DBIT	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by the operand. Reserve one bit of memory area in bit segment	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 - DS expr [,expr] Ex: buffer DS 25 -
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG size label: DG size label: DS absolute-expression DBIT [name] DBIT EXTRN	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by the operand. Reserve one bit of memory area in bit segment External symbol definition. Meaning of	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 - DS expr [,expr] Ex: buffer DS 25 - EXTERN symbol [,symbol]
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG initial-value DS label: DS absolute-expression DBIT [name] DBIT EXTRN [label:] EXTRN symbol-name[,]	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by the operand. Reserve one bit of memory area in bit segment External symbol definition. Meaning of the BASE attribute is that the symbol is	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 - DS expr [,expr] Ex: buffer DS 25 - EXTERN symbol [,symbol]
DSEG DSEG BSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW size label: DG size label: DG size label: DG initial-value DS label: DS absolute-expression DBIT [name] DBIT EXTRN [label:] EXTRN symbol-name[,] [label:] EXTRN BASE(symbol-	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by the operand. Reserve one bit of memory area in bit segment External symbol definition. Meaning of the BASE attribute is that the symbol is located within 64KB area (0x0 to	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS16 - DS expr [,expr] Ex: buffer DS 25 - EXTERN symbol [,symbol]
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG size label: DG size label: DS absolute-expression DBIT [name] DBIT EXTRN [label:] EXTRN Symbol-name[,] [label:] EXTRN BASE(symbol- name[,])	Data segment placement. See above.Bit segment placement. See above.Defines a symbol with numerical dataDefines a symbol with numerical data.Bit symbol cannot be definedInitialize byte areaInitialize word areaInitializet word areaReserve number of bytes specified by the operand.Reserve one bit of memory area in bit segmentExternal symbol definition. Meaning of the BASE attribute is that the symbol is located within 64KB area (0x0 to 0xFFFF)	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 - DS expr [,expr] Ex: buffer DS 25 - EXTERN symbol [,symbol]
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG initial-value DS label: DS absolute-expression DBIT [name] DBIT EXTRN [label:] EXTRN symbol-name[,] [label:] EXTRN BASE(symbol- name[,]) EXTBIT	Data segment placement. See above.Data segment placement. See above.Defines a symbol with numerical dataDefines a symbol with numerical data.Bit symbol cannot be definedInitialize byte areaInitialize word areaInitialize word areaInitialization of 20 bit area in 32 bits (4bytes)Reserve number of bytes specified by the operand.Reserve one bit of memory area in bit segmentExternal symbol definition. Meaning of the BASE attribute is that the symbol is located within 64KB area (0x0 to 0xFFFF)External bit definition.	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA - EQU SET VAR DS DS16 - DS expr [,expr] Ex: buffer DS 25 - EXTERN symbol [,symbol]
DSEG DSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG size label: DG size label: DS absolute-expression DBIT [name] DBIT EXTRN [label:] EXTRN symbol-name[,] [label:] EXTRN BASE(symbol- name[,]) EXTBIT [label:] EXTBIT bit-symbol-	Code segment placement over above.Data segment placement. See above.Bit segment placement. See above.Defines a symbol with numerical dataBit symbol cannot be definedInitialize byte areaInitialize byte areaInitialize word areaInitialization of 20 bit area in 32 bits (4bytes)Reserve number of bytes specified by the operand.Reserve one bit of memory area in bit segmentExternal symbol definition. Meaning of the BASE attribute is that the symbol is located within 64KB area (0x0 to 0xFFFF)External bit definition.	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS8 DS16 - DS expr [,expr] Ex: buffer DS 25 - EXTERN symbol [,symbol]
DSEG DSEG BSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG initial-value DS label: DS absolute-expression DBIT [name] DBIT EXTRN [label:] EXTRN symbol-name[,] [label:] EXTRN BASE(symbol- name[,]) EXTBIT [label:] EXTBIT bit-symbol- name[,]	 Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by the operand. Reserve one bit of memory area in bit segment External symbol definition. Meaning of the BASE attribute is that the symbol is located within 64KB area (0x0 to 0xFFFF) External bit definition. 	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS16 - DS expr [,expr] Ex: buffer DS 25 - EXTERN symbol [,symbol]
DSEG DSEG BSEG EQU name EQU expression SET name SET expression DB label: DB size label: DB initial-value DW label: DW size label: DW initial-value DG label: DG size label: DG initial-value DS label: DS absolute-expression DBIT [name] DBIT EXTRN [label:] EXTRN symbol-name[,] [label:] EXTRN BASE(symbol- name[,]) EXTBIT [label:] EXTBIT bit-symbol- name[,]	Data segment placement. See above. Bit segment placement. See above. Defines a symbol with numerical data Defines a symbol with numerical data. Bit symbol cannot be defined Initialize byte area Initialize word area Initialization of 20 bit area in 32 bits (4 bytes) Reserve number of bytes specified by the operand. Reserve one bit of memory area in bit segment External symbol definition. Meaning of the BASE attribute is that the symbol is located within 64KB area (0x0 to 0xFFFF) External bit definition. Define symbol to be referenced by other modula	SECTION MY_SECTION:CODE RSEG MY_SECTION:DATA SECTION MY_SECTION:DATA - EQU SET VAR DS DS16 - DS expr [,expr] Ex: buffer DS 25 - EXTERN symbol [,symbol] PUBLIC symbol [,symbol]

NAME	Define object module name.	MODULE symbol
[label:] NAME object-module-	5	PROGRAM symbol
name[,]		NAME symbol
BR	Tells the assembler to automatically	-
[label:] BR expression	select a 2-, 3-, or 4-byte BR branch	
	instruction according to the value range	
	of the expression specified in the	
	operand field	
CALL	Talla the assembler to outomatically	
[label.] CALL expression	Tens the assembler to automatically	_
[iddei.] entil expression	select a 3- of 4-byte CALL branch	
	instruction according to the value range	
	of the expression specified in the	
	operand field.	
MACRO	Executes a macro definition by	name MACRO [argument]
[macro-name:] MACRO formal-	assigning the macro name specified in	[,argument]
parameter[,]	the symbol field to a series of	
	statements described between MACRO	ENDMAC
	directive and the ENDM directive.	
LOCAL	Define symbol which is valid within a	LOCAL symbol [,symbol]
LOCAL symbol-name	macro body only.	
REPT	Tells the assembler to repeatedly	REPT <i>expr</i>
[label:] REPT absolute-	expand a series of statements described	REPTC formal, actual
expression	between this directive and the ENDM	REPTI formal, actual [, actual]
	directive the number of times	
	equivalent to the value of the	
	expression specified in the operand	
	field	
TRP	Talls the assembler to repeatedly	_
[label.] IBP formal-	average a series of statements described	
parameter. [actual-parameter]	expand a series of statements described	
paramotor, (accur paramotor)	between IRP directive and the ENDM	
	directive the number of times	
	equivalent to the number of actual	
	parameters while replacing the formal	
	parameter with the actual parameters	
	(from the left, the order) specified in	
	the operand field.	
EXITM	Forcibly terminates the expansion of	ENDR
[label:] EXITM	the macro body defined by the	EXITM
	MACRO directive and the repetition	
	by the REPT-ENDM or IRP-ENDM	
	block.	
ENDM	Instructs the assembler to terminate the	ENDM
	execution of a series of statements	
	defined as the functions of the macro	
END	Declares termination of the source	END
	module	
\$PROCESSOR	Specifies in a source module file the	-
	assemble target type	
	assentute target type.	
	C.g.	
<u> </u>	\$FRUCESSUK (11100aU)	
SDRRAG	Adds local symbol information in the	compiler option
	object module file.	debug
ŚNODEBUC	Doos not add loool cruthel informer (
2000 2000	in the object module file	_
	in the object module me.	
SDEBUGA	Adda assamblar source debug	compiler ention
ADUDA	Auts assembler source debug	
	mormation in the object module file.	-r
\$NODEBUGA	Does not add assembler source debug	-
	Loss not and assentoter source acoug	

	information in the object module file.	
\$XREF	Outputs a cross-reference list to an assemble list file.	LSTXRF+
\$NOXREF	Does not output a cross-reference list to an assemble list file.	LSTXRF-
\$SYMLIST	Outputs a symbol list to a list file	LSTOUT+
\$NOSYMLIST	Does not output a symbol list to a list file.	LSTOUT-
<pre>\$INCLUDE(filename)</pre>	Include a file.	<pre>#include {"filename" <filename>}</filename></pre>
\$EJECT	Indicates an assembly list page break.	-
\$LIST	Indicates starting location of output of assembly list.	-
\$NOLIST	Indicates stop location of output of assembly list.	-
\$GEN	Outputs macro definition lines, reference line and also macro- expanded lines to assembly list.	LSTMAC+
\$NOGEN	Does not output macro definition lines, reference line and also macro- expanded lines to assembly list.	LSTMAC-
\$COND	Outputs approved and failed sections of the conditional assemble to the assembly list.	Lists only the source code within positive condition blocks: LSTCND+ Lists all source code:
\$NOCOND	Does not output approved and failed sections of the conditional assemble to the assembly list.	-
<pre>\$TITLE(`title-string')</pre>	Prints character strings in the TITLE column at each page header of an assembly list, symbol table list, or cross-reference list.	-
<pre>\$SUBTITLE(`title-string')</pre>	Prints character strings in the SUBTITLE column at header of an assembly list.	-
\$FORMFEED	Outputs form feed at the end of a list file.	-
\$NOFORMFEED	Does not output form feed at the end of a list file.	-
\$WIDTH	Specifies the maximum number of characters for one line of a list file.	-
\$LENGTH	Specifies the number of lines for 1 page of a list file	-
\$TAB	Specifies the number of characters for list file tabs.	-
<pre>\$IF(switch-name)</pre>	Sets conditions in order to limit the assembly target source statements.	-
<pre>\$ELSEIF (switch-name)</pre>		
\$ELSE		
S IF conditional expression	Sate conditions in order to limit the	#if cond
···	assembly target source statements. The	···
<pre>\$_ELSEIF conditional-</pre>	IF and ELSEIF control instructions are	#elif cond
expression	used for true/false condition judgment	
SELSE	with switch name(s), whereas the _IF	#else
	and _ELSEIF control instructions are	#endif
\$ENDIF	used for true/false condition judgment with a conditional expression. See	

	above.	
\$SET(switch-name)	Sets value 0xFF for switch name	-
	specified by IF/ELSEIF control	
	instruction.	
\$RESET(switch-name)	Sets value 0x00 for switch name	-
	specified by IF/ELSEIF control	
CZANITCOPE hereit code	Instruction.	
SKANJICODE KANJI-COde	Interprets Kanji character code for	-
	the comment	
\$RAM ALLOCATE (segment-name)	Allocate the segment with the specified	RSEG MY SECTION:DATA
(cog	segment name to the memory area	SECTION MY SECTION:DATA
	name "RAM".	or in the linker file.
Assembler options		
-cdevice-type	The -c option specifies the target	Can only specify core
	device for performing assembly	core={s1 s2 s3}
-o[output-file-name]	Specifies the output of an object	output {filename directory}
	module file	-o {filename directory}
-no	Disables the –o, -j, -g and –ga option	-
-j	The -j option specifies that the object	-
	module file can be output even if a	
	fatal error occurs	
-nj	Disables the –j option	-
-a	The -g option specifies that debug	debug
	information (local symbol information)	-r
	is to be added to an object module file	
-ng	Disables – g option	-
-ga	The -ga option specifies that assembler	debug -r
	added to an object module file	-
-nga	The -nga option disables the -g and -ga	_
	option	
-ipath-name	Include files path definition	-Ipath
-p[output-file-name]	The -p option specifies the output of an	-l[a][d][e][m][o][x][N][H]
	assemble list file.	{filename directory}
		• a Assembled lines only.
		• d The LSTOUT directive controls
		or not Using -1d turns the start
		value for this to off.
		• e No macro expansions.
		• m Macro definitions.
		• • Multiline code.
		• x Includes cross-references.
		• N Do not include diagnostics.
		• H Includes header file source
		lines
		lines.
		 lines. <i>filename</i> The output is stored in the specified file.
		 lines. filename The output is stored in the specified file. directory The output is stored
		 lines. <i>filename</i> The output is stored in the specified file. <i>directory</i> The output is stored in a file (filename extension i)
		 lines. <i>filename</i> The output is stored in the specified file. <i>directory</i> The output is stored in a file (filename extension i) which is stored in the specified directory.
-np	The -nn ontion disables the -n -ka -ks	 lines. <i>filename</i> The output is stored in the specified file. <i>directory</i> The output is stored in a file (filename extension i) which is stored in the specified directory.
-np	The -np option disables the -p, -ka, -ks, -kx, -ly, -ll, -lt, and -lf option	 lines. <i>filename</i> The output is stored in the specified file. <i>directory</i> The output is stored in a file (filename extension i) which is stored in the specified directory.
-np -ka	The -np option disables the -p, -ka, -ks, -kx, -lw, -ll, -lh, -lt, and -lf option The -ka option outputs an assemble list	 lines. <i>filename</i> The output is stored in the specified file. <i>directory</i> The output is stored in a file (filename extension i) which is stored in the specified directory. See above.
-np -ka	The -np option disables the -p, -ka, -ks, -kx, -lw, -ll, -lh, -lt, and -lf option The -ka option outputs an assemble list into an assemble list file.	 lines. <i>filename</i> The output is stored in the specified file. <i>directory</i> The output is stored in a file (filename extension i) which is stored in the specified directory. See above.
-np -ka -nka	The -np option disables the -p, -ka, -ks, -kx, -lw, -ll, -lh, -lt, and -lf option The -ka option outputs an assemble list into an assemble list file. The -nka option disables the -ka	 lines. <i>filename</i> The output is stored in the specified file. <i>directory</i> The output is stored in a file (filename extension i) which is stored in the specified directory. See above. -
-np -ka -nka	The -np option disables the -p, -ka, -ks, -kx, -lw, -ll, -lh, -lt, and -lf option The -ka option outputs an assemble list into an assemble list file. The -nka option disables the -ka option.	 lines. <i>filename</i> The output is stored in the specified file. <i>directory</i> The output is stored in a file (filename extension i) which is stored in the specified directory. See above.

	followed by an assemble list into an	
	assemble list file.	
-nks	The -nks option disables the -ks option.	-
-kx	The -kx option outputs a cross	-lx
	reference list followed by an assemble	
	list into an assemble list file.	
-nkx	The -nka option disables the -kx	-
	option.	
-lw[number-of-characters]	The -lw option specifies the number of	-
	characters per line in a list file	
-11[number-of-lines]	The -ll option specifies the number of	-
	lines per page in an assemble list file.	
-lhcharacter-string	The -lh option specifies the character	-
	string printed in the title column of the	
	header of an assemble list file	
-lt[number-of-characters]	Spaces used for tabulator.	Always spaces.
-1f	The -lf option inserts a form feed (FF)	-
	code at the end of an assemble list file	
-nlf	The -nlf option disables the -lf option	-
-e[output-file-name]	The -e option specifies the output of an	Part of the assembler list file.
	error list file.	
-ne	The -ne option disables the -e option.	-
- f file-name	File with options to be used from	-f filename
	command-line.	
-tpath-name	Folder for temporary files.	-
-zs	Allow comments with following codes:	-
-ze	-zs: Shift-JIS code	
-zn	-ze: EUC code	
	-zn: Not interpreted as kanji	
	Device file path	-
-dsymbol-	The -d option defines symbols.	-Dsymbol[=value]
name[=value] [, Symbol-		
-common	Generate common object file for RL 78	_
	and 78K0R	
-mirchk	The -mirchk option checks the range of	-
	the address for a label in the mirror	
	area.	
	(From v1.60)	
	The option outputs a help message	Call iasmrl78.exe with no input.
	on the display.	

Linker and library details

CS+ (CA78K0R)		IAR Systems	
Device-specific header files			
All SFRs are accessible by adding the the file.	"#pragma sfr" to	All SFRs are defin	ned in ioxxx.h files.
CS+ (CA78K0R)			IAR Systems
Linker options			
-o[output-file-name]	Define the debug f	île.	output/-o {filename/directory}
-no	The -no option disables the -o, -j,		-
	and -g option.		
-j	Generate debug file even if a fatal		force_ouput
	error occurs.		
-nj	The -nj option disables the -j option		-
-a	The -g option specifies that debug		Debug information is included by default and
	information (local symbol		removed by -strip.
	information) is to l	be added to a load	Debug information with terminal:
	module file		debug_lib
-ng	The -ng option disables the -g, -kp,		strip

	and -kl option.	
-s[area-name]	The -s option generates the stack	Specified in the linker file.
	decision public symbols	
	"_@STBEG" and "_@STEND".	
-ns	The -ns option disables the -s option.	-
-dfile-name	The -d option specifies that the	config filename
	specified file is to be input as a link	
	directive file.	
-p[output-file-name]	The -p option specifies the output of	log topic[,topic,]
	a link list file. It also specifies the	log_file filename
	location to which it is output and the	
	file name.	
-np	The -np option disables the -p, -km,	-
	-kd, -kp, -kl, -ll, and -lf option.	
-km	The -km option outputs a map list	map {filename directory}
	into a link list file.	Use this option to produce a linker memory
		map file. The map file has the default
	The star set is the list of a list	filename extension map.
	and the ention	-
-rd	The lid ention outputs a link	
-Ku	directive into a link list file	-
-nkd	The mind antion disables the lad	
	The -nkd option disables the -kd	-
	opuon.	
-кр	The -kp option outputs a public	-log sections
	symbol list into a link list file.	
-nkp	The -nkp option disables the -kp	-
_b1	The laboration extracts a local	-log sostions
-K1	The -ki option outputs a local	
	The uld entire dischlor the ld	
	antion	_
-11 [number-of-lines]	The ll entire gradifies the number	
	of lines per page in a link list file	_
-1f	The lf option inserts a form feed	
	(FE) code at the end of a link list	
	file	
-nlf	The -nlf option disables the -lf	
	ontion	
-e[file-name]	The -e option specifies the output of	-
	an error list file. It also specifies the	
	location to which it is output and the	
	file name	
-ne	The -ne option disables the -e	-
	option.	
- b file-name	The -b option specifies that the	No separate option. Enter library names
	specified file is to be input as a	separated with blanks.
	library file.	
-ipath-name[,path-name]	The -i option specifies that a library	No separate option. Enter library names
	file is to be input from the specified	separated with blanks.
	path.	1
- f file-name	Command line options to be passed	-f filename
	via file	
-tpath-name	The -t option specifies a path in	-
	which a temporary file is created.	
-ypath-name	Device file path	-
-w[level]	Define warning level.	no_warnings
		warnings_affect_exit_code
level:		warnings_are_errors
U: No warning message is output.		

output. 2: A detailed warning message is output.		
-zbaddress	Define flash start address in case e.g. a bootloader is used.	Done in the linker. Can only half way be done with option:
	eσ	place_holder symbol[,size[,section[,alignment]]]
	bootloader located in flash from address 0x0000 to 0x1FFFF Application could use the option -z2000h in order to start from the address 0x2000	symbol The name of the symbol to create size Size in ROM; by default 4 bytes section Section name to use; by default .text alignment Alignment of section; by default 1
-gocontrol-value, start-address[,size]	Configure on-chip debugging.	-
control-value = value of option byte C3		
start-address = OCD monitor start address		
size = OCD monitor size		
-gisecurity-id	Security ID specification.	Defined as section .security_id in the linker.
-gbuser-option-byte-value	Definition of user option byte 0xC0 to 0xC2	Defined as section .option_byte in the linker
-mi[MAA]	Specify mirror area	Done at the compiler level.
MAA: $0 = 0$ to FFFF \rightarrow F0000 to FFFFF $1 = 10000$ to 1FFFF \rightarrow F0000 to FFFFF		
-ccza	Use the -ccza option to specify whether to allocate a segment to the last byte of each 64 KB boundary area.	-
-nccza	Disable option -ccza	-
-self/-selfw	The -self and -selfw options specify whether to restrict allocation to the self RAM area. Self RAM is used by code/data flash programming libraries.	-
-ocdtr/-ocdtrw	Use the -ocdtr and -ocdtrw options to specify whether to restrict allocation to the trace RAM area. (From v1.40)	-
-ocdhpi/-ocdhpiw	The -ocdhpi and -ocdhpiw options specify whether to restrict allocation to the hot plug-in RAM area (From v1.40)	-
-rcaddress	Use the -rc option to specify the address that the copy routine for	-
	RAM area is allocated.	
-rastart-address,end-address	The -ra option specifies the ROMization target area	-
- rrm start-address	The -rrm option specifies whether to	-
	reserve the work area for the RRM/DMM function.	

	The option outputs a help message on the display.	Call ilinkrl78.exe with no input.
Segments/Sections		
@@CODE	Segment for code portion (allocated to near area)	.text
@@CODEL	Segment for code portion (allocated to far area)	.textf
@@CODER	Segment for code portion (allocated to RAM)	Must create a user defined section and in the linker file use: initialize by copy { MY SECTION };
@@LCODE	Segment for library code (allocated to near area)	.text
@@LCODEL	Segment for library code (allocated to far area)	.textf
@@LCODER	Segment for library code portion (allocated to RAM)	-
00CNST	ROM data (allocated to near area within mirror)	.const
00CNSTR	Segment for ROM data portion (allocated to RAM) (allocated to near area within mirror).	.data_init
@@CNSTL	ROM data (allocated to far area)	.constf
@@CNSTLR	Segment for ROM data portion (allocated to RAM) (allocated to far area)	.dataf_init
@@R_INIT	Segment for near initialized data (with initial value)	.data
@@RLINIT	Segment for far initialized data (with initial value)	.dataf
@@R_INIS	Segment for initialized data (sreg variable with initial value)	-
@@CALT	Segment for callt function table	.callt0
@@VECTnn	Segment for vector table	.intvec
The value of <i>nn</i> changes depending on the interrupt types		
@@BASE	Segment for callt function and interrupt function	.text
@@LBASE	Segment for library and callt function	.text
00INIT	Segment for data area (with initial value, allocated to near area)	.data
00INITL	Segment for data area (with initial value, allocated to far area)	.dataf
00DATA	Segment for data area (without initial value, allocated to near area)	.bss
@@DATAL	Segment for data area (without initial value, allocated to far area)	.bssf
@@INIS	Segment for data area (sreg variable with initial value)	-
@@DATS	Segment for data area (sreg variable without initial value)	-
00BITS	Segment for boolean type and bit type variables	-

Runtime environment

CS+ (CA78K0R)	IAR Systems
Calling convention	

Parameters passed on the stack	
The second and following arguments are passed to functions on the stack.	 Local variables and parameters not stored in registers Temporary results of expressions The return value of a function (unless it is passed in registers) Processor state during interrupts Processor registers that should be restored before the function returns (callee-save registers).
	8 hit values in: A D C V D E
	16 bit values in: AV DC DE
AX BC	24 hit values in: Stack
AX, BC	22 hit values in: DC. AV
AX. BC	Floating point values in: DC.AV
Return values	T toating-point values in. Be.AA
CY	1_bit
BC	8-bit values in: 2
BC	16 hit values in: Av
DC (lower) DE (upper)	24 hit values in: A difference in: A dif
BC (lower), DE (upper)	24-bit values in: PG_BV
BC (lower), DE (upper)	52-bit values III. BC : AX
Be (lower), DE (upper)	rioating-point values in. BC: AX
	DC and DE
Scratch registere	
AX, BC, DE, ES, CS	The registers AV UL CS and RS
III, 20, 22, 20, 00	-Registers that are used as register parameters and for returning values by a function.
System startup and exit code	
The system startup code is provided as a pre-compiled library and is automatically included within the project. However, the user has the possibility to include the ready-made cstart.asm file and adapt it according to the needs. Usually the user will use the standard library and just implement the function hdwinit which will be automatically called by the cstart library. Here the user can configure the hardware before the application runs to the main function.	The system startup code is located in the ready-made cstartup.s file. In addition, you specify additional settings, for example for the stack and heap size. It is likely that you need to customize the code for system initialization. For example, your application need to initialize memory-mapped special function registers, or omit the default initialization of data segments performed by cstartup. You can do this by providing a customized version of the routinelow_level_init, which is called from cstartup before the data segments are initialized. Modifying cstartup directly should be avoided.
Global variable initialization	
Static and global variables are initialized: zero-initialized variables are cleared and the values of other initialized variables are copied from ROM to RAM memory. This initialization will be done by the so called ROMization process.	Static and global variables are initialized: zero-initialized variables are cleared and the values of other initialized variables are copied from ROM to RAM memory. This initialization can be overrided by returning 0 from the low_level_init function. Variables declaredno_init which are not initialized at all:no_init int i;
Reentrancy and recursive functions	
Most of the standard library functions are reentrant. Please check the documentation for details.	The compiler is always reentrant when using the DLIB library.
Other operations	

IAR Systems, IAR Embedded Workbench, C-SPY, C-RUN, C-STAT, visualSTATE, Focus on Your Code, IAR KickStart Kit, IAR Experiment!, I-jet, I-jet Trace, I-scope, IAR Academy, IAR, and the logotype of IAR Systems are trademarks or registered trademarks owned by IAR Systems AB.

All information is subject to change without notice. IAR Systems assumes no responsibility for errors and shall not be liable for any damage or expenses.

© 2015 IAR Systems AB. Part number: EWRL78_MigratingFromRenesasCA78K0R-3